Product data sheet

1. General description

The HEF4011B is a quad 2-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD} , V_{SS} , or another input.

2. Features and benefits

- Wide supply voltage range from 3.0 V to 15.0 V
- CMOS low power dissipation
- · High noise immunity
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- · Standardized symmetrical output characteristics
- Complies with JEDEC standard JESD 13-B
- Inputs and outputs are protected against electrostatic effects
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to +125 °C

3. Ordering information


Table 1. Ordering information

Type number	Package						
	Temperature range	Name	Description	Version			
HEF4011BT	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1			




Quad 2-input NAND gate

4. Functional diagram



5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1A, 2A, 3A, 4A	1, 5, 8, 12	input
1B, 2B, 3B, 4B	2, 6, 9, 13	input
1Y, 2Y, 3Y, 4Y	3, 4, 10, 11	output
V _{SS}	7	ground (0 V)
V_{DD}	14	supply voltage

Quad 2-input NAND gate

6. Functional description

Table 3. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level.$

Input	Output	
nA	nB	nY
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to $V_{SS} = 0 \text{ V}$ (ground).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{DD} + 0.5 \text{ V}$	-	±10	mA
VI	input voltage		-0.5	V _{DD} + 0.5	V
I _{OK}	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I _{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+125	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to + 125 } ^{\circ}\text{C}$ [1]	-	500	mW
Р	power dissipation	per output	-	100	mW

^[1] For SOT108-1 (SO14) package: P_{tot} derates linearly with 10.1 mW/K above 100 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Table of Recommended operating conditions								
Parameter	Conditions	Min	Тур	Max	Unit			
supply voltage		3	-	15	V			
input voltage		0	-	V_{DD}	V			
ambient temperature	in free air	-40	-	+125	°C			
input transition rise and fall rate	V _{DD} = 5 V	-	-	3.75	µs/V			
	V _{DD} = 10 V	-	-	0.5	μs/V			
	V _{DD} = 15 V	-	-	0.08	μs/V			
	supply voltage input voltage ambient temperature	supply voltage input voltage ambient temperature in free air input transition rise and fall rate $V_{DD} = 5 \text{ V}$ $V_{DD} = 10 \text{ V}$	supply voltage 3 input voltage 0 ambient temperature in free air -40 input transition rise and fall rate $V_{DD} = 5 \text{ V}$ - $V_{DD} = 10 \text{ V}$ -	supply voltage3-input voltage0-ambient temperaturein free air-40-input transition rise and fall rate $V_{DD} = 5 V$ $V_{DD} = 10 V$	supply voltage3-15input voltage0- V_{DD} ambient temperaturein free air-40-+125input transition rise and fall rate $V_{DD} = 5 \text{ V}$ 3.75 $V_{DD} = 10 \text{ V}$ 0.5			

Quad 2-input NAND gate

9. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0 \ V$; $V_{I} = V_{SS} \ or \ V_{DD}$; unless otherwise specified.

Symbol	Parameter	Conditions	V _{DD}	T _{amb} = -40 °C T _{am}		T _{amb} =	T _{amb} = +25 °C		T _{amb} = +85 °C		T _{amb} = +125 °C	
				Min	Max	Min	Max	Min	Max	Min	Max	
V _{IH}	HIGH-level input	I _O < 1 μA	5 V	3.5	-	3.5	-	3.5	-	3.5	-	V
	voltage		10 V	7.0	-	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	11.0	-	V
V _{IL}	LOW-level input	I _O < 1 μA	5 V	-	1.5	-	1.5	-	1.5	-	1.5	V
	voltage		10 V	-	3.0	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	-	4.0	V
V _{OH}	HIGH-level	I _O < 1 µA	5 V	4.95	-	4.95	-	4.95	-	4.95	-	V
	output voltage		10 V	9.95	-	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	14.95	-	V
V _{OL}	LOW-level	I _O < 1 μA	5 V	-	0.05	-	0.05	-	0.05	-	0.05	V
	output voltage		10 V	-	0.05	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level	V _O = 2.5 V	5 V	-	-1.7	-	-1.4	-	-1.1	-	-1.1	mA
	output current V _O =	V _O = 4.6 V	5 V	-	-0.64	-	-0.5	-	-0.36	-	-0.36	mA
		V _O = 9.5 V	10 V	-	-1.6	-	-1.3	-	-0.9	-	-0.9	mA
		V _O = 13.5 V	15 V	-	-4.2	-	-3.4	-	-2.4	-	-2.4	mA
I _{OL}	LOW-level	V _O = 0.4 V	5 V	0.64	-	0.5	-	0.36	-	0.36	-	mA
	output current	V _O = 0.5 V	10 V	1.6	-	1.3	-	0.9	-	0.9	-	mA
		V _O = 1.5 V	15 V	4.2	-	3.4	-	2.4	-	2.4	-	mA
I _I	input leakage current		15 V	-	±0.1	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{DD}	supply current	all valid input	5 V	-	0.25	-	0.25	-	7.5	-	7.5	μA
		combinations;	10 V	-	0.5	-	0.5	-	15.0	-	15.0	μA
		I _O = 0 A	15 V	-	1.0	-	1.0	-	30.0	-	30.0	μA
Cı	input capacitance			-	-	-	7.5	-	-	-	-	pF

Quad 2-input NAND gate

10. Dynamic characteristics

Table 7. Dynamic characteristics

 T_{amb} = 25 °C unless otherwise specified; for waveforms see Fig. 3; for test circuit see Fig. 4.

Symbol	Parameter	Extrapolation formula [1]	V_{DD}	Min	Тур	Max	Unit
t _{pd}	propagation delay [2]	28 + 0.55 × C _L	5 V	-	55	110	ns
		14 + 0.23 × C _L	10 V	-	25	45	ns
		12 + 0.16 × C _L	15 V	-	20	35	ns
	HIGH to LOW output	10 + 1.00 × C _L	5 V	-	60	120	ns
		9 + 0.42 × C _L	10 V	-	30	60	ns
		6 + 0.28 × C _L	15 V	-	20	40	ns
t _{TLH}	LOW to HIGH output	10 + 1.00 × C _L	5 V	-	60	120	ns
	transition time	9 + 0.42 × C _L	10 V	-	30	60	ns
		6 + 0.28 × C _L	15 V	-	20	40	ns

^[1] The typical value of the propagation delay and output transition time can be calculated with the extrapolation formula (C_L in pF).

Table 8. Dynamic power dissipation


 $V_{SS} = 0 \ V; \ t_r = t_f \le 20 \ ns; \ T_{amb} = 25 \ ^{\circ}C.$

Symbol	Parameter	V_{DD}	Typical formula	Where
P_D	dynamic	5 V	. (5 2) 22 (1)	f _i = input frequency in MHz;
	power dissipation	10 V	FD = 0000	f _o = output frequency in MHz; C _L = output load capacitance in pF;
	dicolpation	15 V	D 00400 (E/(0))/ // \AN	$\Sigma(f_0 \times C_L)$ = sum of the outputs;
				V _{DD} = supply voltage in V.

^[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

Quad 2-input NAND gate

10.1. Waveforms and test circuit




Measurement points are given in Table 9.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 3. Propagation delay, output transition time

Table 9. Measurement points

Supply voltage	Input	Output
V_{DD}	V _M	V _M
5 V to 15 V	$0.5 \times V_{DD}$	0.5 × V _{DD}



Test data is given in Table 10.

Definitions for test circuit:

C_L = load capacitance including jig and probe capacitance;

 R_T = termination resistance should be equal to the output impedance Z_o of the pulse generator.

Fig. 4. Test circuit for measuring switching times

Table 10. Test data

Supply voltage	Input	Load	
V_{DD}	V _I	t _r , t _f	C _L
5 V to 15 V	V _{SS} or V _{DD}	≤ 20 ns	50 pF

Quad 2-input NAND gate

11. Package outline




Fig. 5. Package outline SOT108-1 (SO14)

Quad 2-input NAND gate

12. Abbreviations

Table 11. Abbreviations

Acronym	Description
ANSI	American National Standards Institute
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
ESDA	ElectroStatic Discharge Association
НВМ	Human Body Model
JEDEC	Joint Electron Device Engineering Council

13. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
HEF4011B v.7	20240723	Product data sheet	-	HEF4011B v.6			
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guid Nexperia. Legal texts have been adapted to the new company name where appropriate. Section 2: ESD specification updated according to the latest JEDEC standard. Table 4: Derating values for P_{tot} total power dissipation updated. Fig. 5: Aligned SO package outline drawing to JEDEC MS-012 						
HEF4011B v.6	20151210	Product data sheet	-	HEF4011B v.5			
Modifications:	Type number I	HEF4011BP (SOT27-1) remove	ed.				
HEF4011B v.5	20111121	Product data sheet	-	HEF4011B v.4			
Modifications:	 Legal pages updated. Changes in "General description" and "Features and benefits". Section "Applications" removed. 						
HEF4011B v.4	20110330	Product data sheet	-	HEF4011B_CNV v.3			
HEF4011B_CNV v.3	19950101	Product specification	-	HEF4011B_CNV v.2			
HEF4011B_CNV v.2	19950101	Product specification	-	-			

Quad 2-input NAND gate

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

HEF4011B

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2024. All rights reserved

Quad 2-input NAND gate

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	2
5.1. Pinning	2
5.2. Pin description	2
6. Functional description	3
7. Limiting values	3
8. Recommended operating conditions	3
9. Static characteristics	4
10. Dynamic characteristics	5
10.1. Waveforms and test circuit	6
11. Package outline	7
12. Abbreviations	8
13. Revision history	8
14. Legal information	9

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 23 July 2024

[©] Nexperia B.V. 2024. All rights reserved