




#### PRIMARY SILKSCREEN











#### PRIMARY SILKSCREEN










PRIMARY SOLDER MASK











PRIMARY SIDE







## SECONDARY SIDE








### SECONDARY SOLDER MASK
















### SECONDARY SILKSCREEN







PRIMARY SOLDER PASTE



• • •

• • •

# 

ORIGIN 0,0
PRIMARY DRILL


#### NOTES: UNLESS OTHERWISE SPECIFIED

- 1. MANUFACTURE IN ACCORDANCE WITH IPC-6012, TYPE 3, CLASS 2.
- 2. END PRODUCT FEATURES SHALL NOT VARY MORE THAN 20% FROM ARTWORK ORIGINALS.
- 3. LAMINATE AND PREPREG SHALL BE AS PER IPC-4101/26,83,98 WITH A DECOMPOSITION TEMPERATURE >= 345°C. COLOR, NATURAL.
- 4. COPPER WEIGHT SHALL BE 1.0 OZ./SQ. FT. BEFORE PLATING.
- 5. ALL PLATED THROUGH HOLES SHALL HAVE A MINIMUM OF 0.001" COPPER.
- 6. DRILL HOLE TOLERANCE AFTER PLATING SHALL BE ±0.003".
- 7. MINIMUM ANNULAR RING SHALL BE 0.001".
- 8. MINIMUM ANNULAR RING AT EMERGENT CONDUCTORS SHALL BE 0.003".
- 9. FINAL PCB THICKNESS SHALL BE 0.062" ±10%.
- 10. WARP/TWIST SHALL NOT EXCEED 1.0%
- 11. FINISH SHALL BE LPI, GREEN S.M.O.B.C., BALANCE ENIG.
- 12. SILKSCREEN WITH NONCONDUCTIVE WHITE EPOXY INK.
- 13. REFERENCE ADDITIONAL FAB NOTES IN FILE README.TXT

LAYER STACKUP	FILE NAMES
PRIMARY SILKSCREEN	Si7006_PSS.PH0
PRIMARY SOLDERMASK	Si702x_PSM.PHO
PRIMARY SIDE	Si702x_PRI.PHO
SECONDARY SIDE	Si702x_SEC.PHO
SECONDARY SOLDERMASK	Si702x_SSM.PHO
SECONDARY SILKSCREEN	Si702x_SSS.PH0
SCALE: NONE	

SIZE	QTY	SYM	PLT	TOOL	TOL
0.015	6	+	Р	1	+0/-0.015

UNLES	SS OTHERWISE SPECIF	FIED			COMPANY	ANY: 400 W Cesar Chavez				
DIMENSIONS IN	DIMENSIONS ARE IN INCHES AND APPLY AFTER FINISH DIMENSIONS IN BRACKETS [ ] ARE IN MILLIMETERS INTERPRET DAWNING PER 10000  TOLERANDED.  TOLERANDED.  THAT FOR WHICH PROVIDED OR DISCLOSED			AUSTIN, TX 78701 (512)416-8500 SILICIN LABORATURIES www.silobs.com						
TOLERANCES					NAME:			REV :		
HOLE TOLERANCES PER 78027		IN WHOLE OR IN PART, WITHOUT THE WRITTEN CONSENT OF SILICON LABORATORIES, INC			I IVAMIL.	C:7006 EVD				
DECIMALS	ANGLES	SURFACES	CONSENT OF SILICON LABORATORIES, INC					Si7006-EVB		
.XX +/-		l ——/						•		
.XXX +/-	+/-	MICROINCHES	DESIGN	JG	09MAY2014	SIZE	PART NU	UMBER:		
PART TO BE FREE OF BURRS		LAYOUT	CT	13MAY2014	Δ					
BREAK EDGES	BEND RADIUS	BEND RELIEF				^		•		
MAX			DO NOT	SCALE	DRAWING	SCAL	E 1:1	FABRICATION DRAWING SHEE	T 1 0F 1	



#### Notes:

Please add 4, 0.125" NP tooling holes located 0.125" from tab corners and 3, 40/120 fiduals to each side of array located 0.25" from tooling holes.