













**TPS25221** 

SLVSDT3B-JANUARY 2018-REVISED NOVEMBER 2018

# TPS25221 2.5-V to 5.5-V, 2-A Continuous Current Limited Switch

#### **Features**

- 2.5-V to 5.5-V V<sub>OPERATING</sub>
- Pin-to-Pin with TPS2553
- 2-A I<sub>CONT MAX</sub>
- 0.275-A to 2.7-A Adjustable I<sub>LIMIT</sub> (±6.5% at 1.7 A)
- 70-m $\Omega$  (typical) R<sub>ON</sub>
- 1.5-µs Short Circuit Response
- 8-ms Fault Reporting Deglitch
- Reverse Current Blocking (when disabled)
- **Built-In Soft Start**
- UL 60950 and UL 62368 Recognition
- 15-kV ESD Protection per IEC 61000-4-2 (with external capacitance)

# **Applications**

- USB Ports/Hubs, Laptops, Desktops
- **HDTV**
- Set Top Boxes
- Optical Socket Protection

# 3 Description

The TPS25221 is intended for applications where heavy capacitive loads and short circuits may be encountered. The programmable current-limit threshold maybe set between 275 mA and 2.7 A (typical) using an external resistor. ILIMIT accuracy as tight as ±6% can be achieved at the higher currentlimit settings. Power-switch rise and fall times are controlled to minimize current surges during turn on and turn off.


When a load attempts to draw current exceeding the programmed I<sub>LIMIT</sub> the internal FET enters constant current mode in order to keep ILOAD at or below ILIMIT. The FAULT output will assert low during over-current conditions after the built in de-glitch time.

#### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE    | BODY SIZE (NOM)   |
|-------------|------------|-------------------|
| TDCCCCCA    | SOT-23 (6) | 2.90 mm x 1.60 mm |
| TPS25221    | WSON (6)   | 2.00 mm x 2.00 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Simplified Schematic



\*USB requirement that downstream facing ports are bypassed with at least 120 µF per hub.



# **Table of Contents**

| 1 | Features 1                           | 10 | Application and Implementation                                      | 14                 |
|---|--------------------------------------|----|---|--------------------|
| 2 | Applications 1                       |    | 10.1 Application Information  | 14                 |
| 3 | Description 1                        |    | 10.2 Typical Applications   | 15                 |
| 4 | Revision History2                    | 11 | Power Supply Recommendations  | 21                 |
| 5 | Device Comparison Table3             |    | 11.1 Self-Powered and Bus-Powered Hubs                              | 21                 |
| 6 | Pin Configuration and Functions 3    |    | 11.2 Low-Power Bus-Powered and High-Power Bus-<br>Powered Functions |                    |
| 7 | Specifications4                      |    | 11.3 Power Dissipation and Junction Temperature                     | 21                 |
|   | 7.1 Absolute Maximum Ratings         | 12 | Layout  |                    |
|   | 7.3 Recommended Operating Conditions |    | 12.1 Layout Guidelines  |                    |
|   | 7.4 Thermal Information              |    | 12.2 Layout Example   |                    |
|   | 7.5 Electrical Characteristics 5     | 13 | Device and Documentation Support                                    | 24                 |
|   | 7.6 Typical Characteristics          |    | 13.1 Device Support   | 24                 |
| 0 | Parameter Measurement Information    |    | 13.2 Documentation Support  | 24                 |
| 8 |                                      |    | 13.3 Receiving Notification of Documentation Update                 | s <mark>2</mark> 4 |
| 9 | Detailed Description                 |    | 13.4 Community Resources  | 24                 |
|   | 9.1 Overview                         |    | 13.5 Trademarks   | 24                 |
|   | 9.2 Functional Block Diagram         |    | 13.6 Electrostatic Discharge Caution                                | 24                 |
|   | 9.3 Feature Description              |    | 13.7 Glossary   | 24                 |
|   | 9.4 Device Functional Modes          | 14 | Mechanical, Packaging, and Orderable                                |                    |
|   | 9.5 Programming                      |    | Information   | 24                 |
|   |                                      |    |   |                    |

# 4 Revision History


| Changes from Revision A (May 2018) to Revision B   |      |  |  |
|--|------|--|--|
| Deleted pending from the Features list items       |      |  |  |
|  |      |  |  |
| Changes from Original (January 2018) to Revision A | Page |  |  |
| Released to Production                             |      |  |  |




# 5 Device Comparison Table

| MAX<br>PERATING<br>CURRENT | OUTPUT<br>DISCHARGE | ENABLE | CURRENT LIMIT | LATCH OFF | Package    | BASE PART NUMBER |
|----------------------------|---------------------|--------|---------------|-----------|------------|------------------|
| 2                          | N                   | High   | Adjustable    | N         | SOT-23 (6) | TPS25221DBV      |
| 2                          | N                   | High   | Adjustable    | N         | WSON (6)   | TPS25221DRV      |

# 6 Pin Configuration and Functions





# **Pin Functions**

|             | PIN    |      | PIN   |   |  | DESCRIPTION |
|-------------|--------|------|-------|---|--|-------------|
| NAME        | SOT-23 | WSON | - I/O | DESCRIPTION   |  |             |
| IN          | 1      | 6    | I     | Input voltage and power switch drain; connect a 0.1 $\mu\text{F}$ or greater ceramic capacitor from IN to GND close to IC       |  |             |
| GND         | 2      | 5    |       | Ground connection   |  |             |
| EN          | 3      | 4    | I     | Enable input, logic high/low turns on power switch  |  |             |
| FAULT       | 4      | 3    | 0     | Active-low open-drain output, asserted during over-current, or over-temperature conditions                                      |  |             |
| ILIM        | 5      | 2    | 0     | External resistor used to set current limit threshold   |  |             |
| OUT         | 6      | 1    | 0     | Power switch output, connect to load  |  |             |
| Thermal Pad |        | PAD  |       | Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect thermal pad to GND pin externally. |  |             |



# 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

|  | MIN        | MAX       | UNIT |
|--|------------|-----------|------|
| Voltage range on IN, OUT, EN, FAULT, ILIM    | -0.3       | 6         | V    |
| Voltage range from IN to OUT                 | -6         | 6         | V    |
| Continuous FAULT sink current                | 0          | 25        | mA   |
| ILIM source current                          | 0          | 1         | mA   |
| Maximum junction temperature, T <sub>j</sub> | Internally | / Limited |      |
| Storage temperature, T <sub>stg</sub>        | TBD        | TBD       | °C   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

|  |   |   | VALUE  | UNIT |
|--|---|---|--------|------|
| V <sub>(ESD)</sub> Electrostatic discharge |   | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup> | ±2000  | V    |
|  | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±500  | ٧      |      |
|  | IEC 61000-4-2 contact discharge <sup>(3)</sup>                      | ±8000   | ٧      |      |
|  |   | IEC 61000-4-2 air-gap discharge (3)                               | ±15000 | V    |

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- Surges per EN61000-4-2. 1999 applied to output terminals of EVM. These are passing tests levels, not failure threshold.

#### 7.3 Recommended Operating Conditions

Voltages are respect to GND (unless otherwise noted)

|                     |   |                           | MIN | NOM MAX | UNIT |
|---------------------|---|---------------------------|-----|---------|------|
| V <sub>IN</sub>     | Supply voltage                              | IN                        | 2.5 | 5.5     | ٧    |
| $V_{EN}$            | Input voltage                               | EN                        | 0   | 5.5     | >    |
| $V_{IH}$            | High-level input voltage                    | EN                        | 1.7 |         | >    |
| $V_{IL}$            | Low-level input voltage                     | EN                        |     | 0.66    | V    |
| I <sub>CON</sub>    | Output continuous current                   | OUT                       | 0   | 2       | Α    |
| R <sub>ILIM</sub>   | Current-limit threshold resistor range (nom | inal 1%) from ILIM to GND | 20  | 210     | kΩ   |
| I <sub>/FAULT</sub> | Sink current into FAULT                     | FAULT                     | 0   | 10      | mA   |
| TJ                  | Operating junction temperature              |                           | -40 | 125     | ŝ    |

#### 7.4 Thermal Information

|                      |  | TPS2         |            |      |
|----------------------|--|--------------|------------|------|
|                      | THERMAL METRIC <sup>(1)</sup>                | DBV (SOT-23) | DRV (WSON) | UNIT |
|                      |  | 6-PIN        | 6-PIN      |      |
| $R_{\theta JA}$      | Junction-to-ambient thermal resistance       | 193.2        | 83         | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance    | 127.1        | 100.5      | °C/W |
| $R_{\theta JB}$      | Junction-to-board thermal resistance         | 65.6         | 46.5       | °C/W |
| ΨЈТ                  | Junction-to-top characterization parameter   | 49.0         | 8.7        | °C/W |
| ΨЈВ                  | Junction-to-board characterization parameter | 65.3         | 46.4       | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance |              | 24.4       | °C/W |

Proper thermal design is required to ensure T<sub>J</sub> <125°C for best long term reliability. This is particularly important at higher currents, see the Semiconductor and IC Package Thermal Metrics application report.



# 7.5 Electrical Characteristics

over recommended operating conditions,  $V_{EN} = V_{IN}$ ,  $R_{FAULT} = 10 \text{ k}\Omega$  (unless otherwise noted)

|                     | PARAMETER  | TE   | EST CONDITIONS  | MIN  | TYP  | MAX  | UNIT |
|---------------------|--|--|---|------|------|------|------|
| POWE                | R SWITCH   |  |   |      |      |      |      |
|                     |  | DBV package, T <sub>J</sub> = 25°C                           |   |      | 70   | 80   |      |
|                     | Static drain-source on-state   | DBV package, -40°C ≤T  | _J ≤125°C   |      |      | 110  | mΩ   |
| r <sub>DS(on)</sub> | resistance   | DRV package, T <sub>J</sub> = 25°C                           |   |      | 70   | 92   |      |
|                     |  | DRV package, -40°C ≤T  | 「յ ≤125°C   |      |      | 122  |      |
|                     | <b>D</b> :   | V <sub>IN</sub> = 5.5 V                                      |   |      | 0.55 | 0.95 |      |
| r                   | Rise time, output  | V <sub>IN</sub> = 2.5 V                                      | $C_L = 1 \mu F, R_L = 100 \Omega,$                        |      | 0.35 | 0.62 |      |
|                     | E 11.0   | V <sub>IN</sub> = 5.5 V                                      | (see Figure 1)  |      | 0.24 | 0.3  | ms   |
| t <sub>f</sub>      | Fall time, output  | V <sub>IN</sub> = 2.5 V                                      |   |      | 0.22 | 0.28 |      |
| ENABL               | E INPUT EN OR EN   |  |   | "    |      |      |      |
|                     | Enable pin turn on/off threshold   |  |   | 0.8  |      | 1.6  | V    |
| I <sub>EN</sub>     | Input current  | V <sub>EN</sub> = 0 V or 5.5 V                               |   | -0.5 | 0    | 0.5  | μA   |
| t <sub>on</sub>     | Turnon time  | $C_L = 1 \mu F, R_L = 100 \Omega,$ (                         | see Figure 2 )  |      |      | 3    | ms   |
| t <sub>off</sub>    | Turnoff time   | $C_L = 1 \mu F, R_L = 100 \Omega, ($                         | see Figure 2)   |      |      | 0.7  | ms   |
|                     | ENT LIMIT  |  |   |      |      |      |      |
|                     |  |  | T <sub>J</sub> = 25°C                                     | 2585 | 2720 | 2850 |      |
|                     | Current-limit threshold (Maximum DC output current IOUT delivered to load) and Short-circuit current, OUT connected to GND | $R_{ILIM} = 20 \text{ k}\Omega$                              | –40°C ≤T <sub>J</sub> ≤125°C                              | 2560 |      | 2880 |      |
|                     |  | <b>D</b> 0010  | T <sub>J</sub> = 25°C                                     | 1710 | 1820 | 1930 | mA   |
|                     |  | $R_{ILIM} = 30 \text{ k}\Omega$                              | –40°C ≤T <sub>J</sub> ≤125°C                              | 1700 |      | 1945 |      |
| los                 |  | R <sub>ILIM</sub> = 80 kΩ                                    | T <sub>J</sub> = 25°C                                     | 630  | 690  | 755  |      |
|                     |  |  | –40°C ≤T <sub>J</sub> ≤125°C                              | 610  |      | 790  |      |
|                     |  | D 04010  | T <sub>J</sub> = 25°C                                     | 220  | 275  | 330  |      |
|                     |  | $R_{ILIM} = 210 \text{ k}\Omega$                             | –40°C ≤T <sub>J</sub> ≤125°C                              | 210  |      | 370  |      |
| t <sub>IOS</sub>    | Response time to short circuit   | V <sub>IN</sub> = 5 V (see Figure 4)                         |   |      | 1.5  |      | μs   |
| SUPPL               | Y CURRENT  |  |   |      |      |      |      |
| I <sub>SD</sub>     | Supply current, switch disable   | V <sub>IN</sub> = 5.5 V, No load on                          | OUT, $V_{EN} = 0 \text{ V,R}_{ILIM} = 20 \text{ k}\Omega$ |      | 0.02 | 0.5  | μA   |
| I <sub>SE</sub>     | Supply current, switch enable  | V <sub>IN</sub> = 5.5 V, No load on                          | OUT , $R_{ILIM} = 20 \text{ k}\Omega$                     |      | 75   | 90   | μA   |
| UNDEF               | RVOLTAGE LOCKOUT   |  |   |      |      |      |      |
| UVLO                | Low-level input voltage, IN  | V <sub>IN</sub> rising                                       |   |      | 2.37 | 2.47 | V    |
|                     | Hysteresis, IN   | T <sub>J</sub> = 25 °C                                       |   |      | 45   |      | mV   |
| FAULT               | FLAG   |  |   |      |      |      |      |
| V <sub>OL</sub>     | Output low voltage, FAULT  | I <sub>/FAULT</sub> = 1 mA                                   |   |      |      | 180  | mV   |
|                     | Off-state leakage  | V <sub>/FAULT</sub> = 5.5 V                                  |   |      |      | 0.5  | μA   |
|                     | FAULT deglitch   | FAULT assertion or de-assertion due to overcurrent condition |   | 6    | 8    | 12   | ms   |
| THERM               | MAL SHUTDOWN   | •  |   |      |      |      |      |
|                     | Thermal shutdown threshold   |  |   |      | 165  |      | °C   |
|                     | Thermal shutdown threshold in current-limit  |  |   |      | 145  |      | °C   |
|                     |  |  |   |      | 20   |      | °C   |





Figure 1. Power-On and Off Timing




Figure 2. Enable Timing, Active High Enable




Figure 3. Enable Timing, Active Low Enable





Figure 4. Output Short Circuit Parameters



#### 7.6 Typical Characteristics

See Figure 21 for reference schematic




Copyright © 2018, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**

See Figure 21 for reference schematic



Submit Documentation Feedback

Figure 15.  $I_{\text{IN}}$  – Supply Current, Output Disabled –  $\mu A$ 

Figure 16.  $I_{IN}$  – Supply Current, Output Enabled –  $\mu A$ 



# **Typical Characteristics (continued)**

See Figure 21 for reference schematic





Figure 17. Current Limit Response – μs



150

Figure 18. On-Resistance Vs. Junction Temperature




Figure 19. Switch Current Vs. Drain-Source Voltage Across Switch




Figure 20. Switch Current Vs. Drain-Source Voltage Across Switch

# 8 Parameter Measurement Information




Figure 21. Typical Characteristics Reference Schematic




Figure 22. Output Rise / Fall Test Load




Figure 23. Output Voltage vs Current-Limit Threshold



#### 9 Detailed Description


#### 9.1 Overview

The TPS25221 is current-limited, power-distribution switch using N-channel MOSFETs for applications where short circuits or heavy capacitive loads are encountered. The TPS25221 allows the user to program the current limit threshold between 275 mA to 2.7A (typical) through an external resistor.

This device incorporates an internal charge pump and the gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.5 V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges and provides built-in soft-start functionality.

The TPS25221 limits the output current to the current-limit threshold  $I_{OS}$  during an over-current or short-circuit event by reducing the charge pump voltage driving the N-channel MOSFET and operating it in the saturation region. The result of limiting the output current to  $I_{OS}$  reduces the output voltage at OUT because N-channel MOSFET is no longer fully enhanced (see Figure 22).

#### 9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



#### 9.3 Feature Description

#### 9.3.1 Over-current Conditions

The TPS25221 responds to over-current conditions by limiting output current to I<sub>OS</sub> as show in Figure 24. When an overload condition occurs, the device maintains a constant output current and the output voltage reduces accordingly. Two possible overload conditions can occur.

- The first condition is when a short circuit or overload is present when the device is powered-up or enabled.
  The short circuit and overload holds the output near zero potential with respect to ground and the TPS25221 ramps the output current to I<sub>OS</sub>. The TPS25221 limits the current to I<sub>OS</sub> until the overload condition is removed or the device begins to thermal cycle.
- 2. The second condition is when a short circuit, partial short circuit, or transient overload occurs when the device is on and the internal NFET is fully enhanced. The device responds to the over-current condition by turning off the NFET within the time limit specified by t<sub>IOS</sub>.(see Figure 4). The current-sense amplifier is over-driven during this time and momentarily disables the internal N-channel MOSFET. The current-sense amplifier then recovers and ramps the output current to I<sub>OS</sub>. Similar to the previous case, the TPS25221 limits the current to I<sub>OS</sub> until the overload condition is removed or the device begins to thermal cycle.

The TPS25221 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. Thermal limiting turns off the internal NFET and starts when the junction temperature exceeds 145°C (typical). The device remains off until the junction temperature cools 20°C (typical) and then restarts.

#### 9.3.2 Fault Response

The FAULT open-drain output is asserted (active low) during an over-current or over-temperature condition. The TPS25221 asserts the FAULT signal until the fault condition is removed and the device resumes normal operation. The TPS25221 is designed to eliminate nuisance FAULT reporting by using an internal 8 ms deglitch delay when reporting a fault. This ensures that FAULT is not accidentally asserted due to normal transient conditions, such as starting into a heavy capacitive load. The deglitch circuitry delays asserting and de-asserting current limit induce FAULT reports. The FAULT signal is not deglitched when the MOSFET is disabled due to an over-temperature condition, but is deglitched after the device has cooled and begins to turn on. This unidirectional deglitch prevents FAULT oscillation during an over-temperature event.

#### 9.3.3 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage droop during turn on.

#### 9.3.4 Enable, (EN)

The logic enable controls the power switch and device supply current. The supply current is reduced to less than  $0.5 \mu A$ .

The TPS25221 is active high logic, when a logic low is present on EN, the part is disabled. A logic high input on EN enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

#### 9.3.5 Thermal Sense

The TPS25221 has self-protection features using two independent thermal-sensing circuits that monitor the operating temperature of the power switch and disable operation if the temperature exceeds the Over Temperature Shutdown Threshold (OTSD). The TPS25221 device operates in constant-current mode during overload conditions, which increases the voltage drop across power-switch. Power dissipation in the package is proportional to the voltage drop across the power switch, which increases the junction temperature during an over-current condition. The first thermal sensor turns off the power switch when the die temperature exceeds 145°C (typical) and the part is in current limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 20°C (typical). The TPS25221 continues to cycle off and on until the fault condition is removed.

The ambient thermal sensor turns off the power-switch when the junction temperature exceeds 165°C (typical) in non-current limit condition. The part will turn the switch back on once the junction temperature has cooled approximately 20°C (typical).



#### **Feature Description (continued)**

The open-drain fault reporting output FAULT is asserted (active low) immediately during an over-temperature shutdown condition.

#### 9.4 Device Functional Modes

**Table 1. Protection Function Table** 

| EVENT              | CONDITION                           | ACTION  |
|--------------------|-------------------------------------|---|
| Overload on OUT    | I <sub>LOAD</sub> > I <sub>OS</sub> | The device outputs $I_{OS}$ x $R_{LOAD}$ until thermal shutdown. The fault indicator asserts when the over-current condition persists for more 8 ms, the fault does not de-assert until over-current is removed and persists for 8 ms.  |
| Overheating        | T <sub>J</sub> > 165 C              | The device immediately shuts off the internal power switch and the fault indicator asserts immediately when the junction temperature exceeds 165°C (typical). The device has a thermal hysteresis of 20°C (typical). The fault indicator deasserts when the junction temperature falls below 145°C (typical). |
| Undervoltage on IN | V <sub>IN</sub> < 2.37 V            | The device immediately shuts off the internal current-limited switch.   |

#### 9.5 Programming

#### 9.5.1 Programming the Current-Limit Threshold

The over-current threshold is user programmable through an external resistor. The TPS25221 uses an internal regulation loop to provide a regulated voltage on the ILIM pin. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended 1% resistor range for  $R_{\rm ILIM}$  is 20 k $\Omega$   $\leq$   $R_{\rm ILIM}$   $\leq$  210 k $\Omega$  to ensure stability of the internal regulation loop. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the over-current threshold when selecting a value for  $R_{\rm ILIM}$ . The following equations and Figure 24 can be used to calculate the resulting over-current threshold for a given external resistor value ( $R_{\rm ILIM}$ ). Figure 24 includes current-limit tolerance due to variations caused by temperature and process. However, the equations do not account for tolerance due to external resistor variation, so it is important to account for this tolerance when selecting  $R_{\rm ILIM}$ . The traces routing the  $R_{\rm ILIM}$  resistor to the TPS25221 must be as short as possible to reduce parasitic effects on the current-limit accuracy.

R<sub>ILIM</sub> can be selected to provide a current-limit threshold that occurs: 1) above a minimum load current or 2) below a maximum load current.

To design above a minimum current-limit threshold, find the intersection of  $R_{ILIM}$  and the maximum desired load current on the  $I_{OS(min)}$  curve and choose a value of  $R_{ILIM}$  below this value. Programming the current limit above a minimum threshold is important to ensure start-up into full load or heavy capacitive loads. The resulting maximum current-limit threshold is the intersection of the selected value of  $R_{ILIM}$  and the  $I_{OS(max)}$  curve.

To design below a maximum current-limit threshold, find the intersection of  $R_{ILIM}$  and the maximum desired load current on the  $I_{OS(max)}$  curve and choose a value of  $R_{ILIM}$  above this value. Programming the current limit below a maximum threshold is important to avoid current limiting upstream power supplies, causing the input voltage bus to droop. The resulting minimum current-limit threshold is the intersection of the selected value of  $R_{ILIM}$  and the  $I_{OS(min)}$  curve.

Current-Limit Threshold Equation (I<sub>OS</sub>):

$$\begin{split} I_{OSmax}(mA) &= \frac{52640V}{R_{ILIM}^{0.97}k\Omega} \\ I_{OSnom}(mA) &= \frac{55960V}{R_{ILIM}^{1.004}k\Omega} \\ I_{OSmin}(mA) &= \frac{56850V}{R_{ILIM}^{1.033}k\Omega} \end{split}$$

where:

20 kΩ 
$$\leq$$
 R<sub>ILIM</sub>  $\leq$  210 kΩ.

(1)



#### **Programming (continued)**

While the maximum recommended value of  $R_{ILIM}$  is 210 k $\Omega$ , there is one ILIM additional configuration that allows for a lower current-limit threshold. The ILIM pin may be connected directly to IN to provide a 275 mA (typical) current-limit threshold. Additional low-ESR ceramic capacitance may be necessary from IN to GND in this configuration to prevent unwanted noise from coupling into the sensitive ILIM circuitry.




Figure 24. Current-Limit Threshold vs Current-Limit Resistor (RILIM)

# 10 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

#### 10.1.1 Constant-Current

During normal operation, the TPS25221 load current is less than the current-limit threshold and the device is not limiting current. During normal operation the N-channel MOSFET is fully enhanced, and  $V_{OUT} = V_{IN}$  - ( $I_{OUT} \times r_{DS(on)}$ ). The voltage drop across the MOSFET is relatively small compared to  $V_{IN}$ , and  $V_{OUT}$  is approximately equal to  $V_{IN}$ .

The TPS25221 limits current to the programmed current-limit threshold, set by  $R_{ILIM}$ , reducing gate drive to the internal NFET, which increases Rds(on) and reduces load current. This allows the device to effectively regulate the current to the current-limit threshold. Increasing the resistance of the MOSFET means that the voltage drop across the device is no longer negligible ( $V_{IN} \neq V_{OUT}$ ), and  $V_{OUT}$  decreases. The amount that  $V_{OUT}$  decreases is proportional to the magnitude of the overload condition. The expected  $V_{OUT}$  can be calculated by:

 $I_{OS} \times R_{LOAD}$ 

where:

 $I_{OS}$  is the current-limit threshold and  $R_{LOAD}$  is the magnitude of the overload condition.

(2)

For example, if  $I_{OS}$  is programmed to 1 A and a 1  $\Omega$  overload condition is applied, the resulting  $V_{OUT}$  is 1 V.



#### **Application Information (continued)**

While in current limit the power dissipation in the package can raise the die temperature above the thermal shutdown threshold (145°C typical), and the device turns off until the die temperature decreases by the hysteresis of the thermal shutdown circuit (20°C typical). The device then turns on and continues to thermal cycle until the overload condition is removed.

#### 10.2 Typical Applications

#### 10.2.1 Two-Level Current-Limit Circuit

Some applications require different current-limit thresholds depending on external system conditions. Figure 25 shows an implementation for an externally controlled, two-level current-limit circuit. The current-limit threshold is set by the total resistance from ILIM to GND (see the *Programming the Current-Limit Threshold* section). A logic-level input enables or disables MOSFET Q1 and changes the current-limit threshold by modifying the total resistance from ILIM to GND. Additional MOSFET and resistor combinations can be used in parallel to Q1/R2 to increase the number of additional current-limit levels.

# NOTE ILIM must never be driven directly with an external signal.




Figure 25. Two-Level Current-Limit Circuit

#### 10.2.1.1 Design Requirements

For this example, use the parameters shown in Table 2.

**Table 2. Design Requirements** 

| PARAMETER                     | VALUE   |
|-------------------------------|---------|
| Input voltage                 | 5 V     |
| Output voltage                | 5 V     |
| Above a minimum current limit | 1000 mA |
| Below a maximum current limit | 500 mA  |

#### 10.2.1.2 Detailed Design Procedures

#### 10.2.1.2.1 Designing Above a Minimum Current Limit

Some applications require that current limiting cannot occur below a certain threshold. For this example, assume that 1 A must be delivered to the load so that the minimum desired current-limit threshold is 1000 mA. Use the  $I_{OS}$  equations and Figure 24 to select  $R_{ILIM}$ .



$$\begin{split} I_{OSmin}(mA) &= 1000mA \\ I_{OSmin}(mA) &= \frac{56850V}{R_{ILIM}^{1.033}k\Omega} \\ R_{ILIM}(k\Omega) &= \left(\frac{56850V}{I_{OSmin}mA}\right)^{\frac{1}{1.033}} \\ R_{ILIM}(k\Omega) &= 50k\Omega \end{split}$$

Select the closest 1% resistor less than the calculated value:  $R_{ILIM} = 49.9 \text{ k}\Omega$ . This sets the minimum current-limit threshold at 1 A . Use the  $I_{OS}$  equations, Figure 24, and the previously calculated value for  $R_{ILIM}$  to calculate the maximum resulting current-limit threshold.

$$\begin{split} R_{\text{ILIM}}(k\Omega) &= 49.9 k\Omega \\ I_{\text{OSmax}}(mA) &= \frac{52640 \text{V}}{R_{\text{ILIM}}^{0.97} k\Omega} \\ I_{\text{OSmax}}(mA) &= \frac{52640 \text{V}}{49.9^{0.97} k\Omega} \\ I_{\text{OSmax}}(mA) &= 1186 \text{mA} \end{split}$$

The resulting maximum current-limit threshold is 1186 mA with a 49.9 k $\Omega$  resistor.

#### 10.2.1.2.2 Designing Below a Maximum Current Limit

Some applications require that current limiting must occur below a certain threshold. For this example, assume that the desired upper current-limit threshold must be below 500 mA to protect an up-stream power supply. Use the  $I_{OS}$  equations and Figure 24 to select  $R_{ILIM}$ .

$$I_{OSmax}(mA) = 500mA$$

$$I_{OSmax}(mA) = \frac{52640V}{R_{ILIM}^{0.97}k\Omega}$$

$$R_{ILIM}(k\Omega) = \left(\frac{52640V}{I_{OSmax}mA}\right)^{\frac{1}{0.97}}$$

$$R_{ILIM}(k\Omega) = 121.6k\Omega$$
(5)

Select the closest 1% resistor greater than the calculated value:  $R_{ILIM}$  = 124 k $\Omega$ . This sets the maximum current-limit threshold at 500 mA . Use the I<sub>OS</sub> equations, Figure 24, and the previously calculated value for R<sub>ILIM</sub> to calculate the minimum resulting current-limit threshold.

$$\begin{split} R_{ILIM}(k\Omega) &= 124k\Omega \\ I_{OSmin}(mA) &= \frac{56850V}{R_{ILIM}^{1.033}k\Omega} \\ I_{OSmin}(mA) &= \frac{56850V}{124^{1.033}k\Omega} \\ I_{OSmin}(mA) &= 391mA \end{split}$$
 (6)

The resulting minimum current-limit threshold is 391 mA with a 124 k $\Omega$  resistor.

#### 10.2.1.2.3 Accounting for Resistor Tolerance

The previous sections described the selection of  $R_{\rm ILIM}$  given certain application requirements and the importance of understanding the current-limit threshold tolerance. The analysis focused only on TPS25221 performance and assumed an exact resistor value. However, resistors sold in quantity are not exact and are bounded by an upper and lower tolerance centered around a nominal resistance. The additional  $R_{\rm ILIM}$  resistance tolerance directly affects the current-limit threshold accuracy at a system level. The following table shows a process that accounts



for worst-case resistor tolerance assuming 1% resistor values. Step one follows the selection process outlined in the application examples above. Step two determines the upper and lower resistance bounds of the selected resistor. Step three uses the upper and lower resistor bounds in the  $I_{OS}$  equations to calculate the threshold limits. It is important to use tighter tolerance resistors, for example, 0.5% or 0.1%, when precision current limiting is desired.

Table 3. Common R<sub>ILIM</sub> Resistor Selections

| DESIRED                             |   |      | RESISTOR    | TOLERANCE    | ACTUAL LIMITS             |                           |                           |  |  |
|-------------------------------------|---|------|-------------|--------------|---------------------------|---------------------------|---------------------------|--|--|
| NOMINAL<br>CURRENT<br>LIMIT<br>(mA) | $ \begin{array}{c c} \text{URRENT} & \text{RESISTOR} & \text{1% RESISTOR} \\ \text{LIMIT} & (\text{k}\Omega) & (\text{k}\Omega) \end{array} $ |      | 1% LOW (kΩ) | 1% HIGH (kΩ) | I <sub>OS(min)</sub> (mA) | I <sub>OS(nom)</sub> (mA) | I <sub>OS(max)</sub> (mA) |  |  |
| 275                                 | 199.2   | 200  | 198         | 202          | 236                       | 274                       | 312                       |  |  |
| 400                                 | 137.2   | 137  | 135.6       | 138.4        | 349                       | 401                       | 450                       |  |  |
| 500                                 | 109.8   | 110  | 108.9       | 111.1        | 438                       | 499                       | 556                       |  |  |
| 600                                 | 91.6  | 90.9 | 90.0        | 91.8         | 533                       | 605                       | 669                       |  |  |
| 700                                 | 78.6  | 78.7 | 77.9        | 79.5         | 619                       | 699                       | 770                       |  |  |
| 800                                 | 68.8  | 68.1 | 67.4        | 68.8         | 719                       | 808                       | 886                       |  |  |
| 900                                 | 61.2  | 61.9 | 61.3        | 62.5         | 793                       | 889                       | 972                       |  |  |
| 1000                                | 55.1  | 54.9 | 54.4        | 55.4         | 898                       | 1003                      | 1092                      |  |  |
| 1200                                | 45.9  | 46.4 | 45.9        | 46.9         | 1068                      | 1188                      | 1285                      |  |  |
| 1400                                | 39.4  | 39.2 | 38.8        | 39.6         | 1272                      | 1407                      | 1514                      |  |  |
| 1600                                | 34.5  | 34.8 | 34.5        | 35.1         | 1438                      | 1585                      | 1699                      |  |  |
| 1800                                | 30.7  | 30.9 | 30.6        | 31.2         | 1626                      | 1786                      | 1907                      |  |  |
| 2000                                | 27.6  | 27.4 | 27.1        | 27.7         | 1841                      | 2015                      | 2143                      |  |  |
| 2200                                | 25.1  | 24.9 | 24.7        | 25.1         | 2032                      | 2219                      | 2351                      |  |  |
| 2400                                | 23.0  | 23.2 | 23.0        | 23.4         | 2186                      | 2382                      | 2518                      |  |  |
| 2600                                | 21.3  | 21.5 | 21.3        | 21.7         | 2365                      | 2571                      | 2711                      |  |  |
| 2700                                | 20.5  | 20.5 | 20.3        | 20.7         | 2484                      | 2697                      | 2839                      |  |  |


#### 10.2.1.2.4 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance must be optimized for the particular application. For all applications, TI recommends placing a 0.1  $\mu$ F or greater ceramic bypass capacitor between IN and GND as close to the device as possible for local noise de-coupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power-supply.

TI recommends placing a high-value electrolytic capacitor on the output pin when large transient currents are expected on the output.



#### 10.2.1.3 Application Curve



#### 10.2.2 Auto-Retry Functionality

Some applications require that an over-current condition disables the part momentarily during a fault condition and re-enables after a pre-set time. This auto-retry functionality can be implemented with an external resistor and capacitor. During a fault condition, FAULT pulls low disabling the part. The part is disabled when EN is pulled low, and FAULT goes high impedance allowing  $C_{RETRY}$  to begin charging. The part re-enables when the voltage on EN reaches the turn-on threshold, and the auto-retry time is determined by the resistor-capacitor time constant. The device continues to cycle in this manner until the fault condition is removed.





Figure 27. Auto-Retry Functionality

Some applications require auto-retry functionality and the ability to enable or disable with an external logic signal. Figure 28 shows how an external logic signal can drive EN through  $R_{\text{FAULT}}$  and maintain auto-retry functionality. The resistor-capacitor time constant determines the auto-retry time-out period.





Copyright © 2018, Texas Instruments Incorporated

Figure 28. Auto-Retry Functionality With External EN Signal

#### 10.2.2.1 Design Requirements (added)

For this example, use the parameters shown in Table 4.

PARAMETER

Input voltage

Output voltage

Above a minimum current limit

Below a maximum current limit

500 mA


**Table 4. Design Requirements** 

#### 10.2.2.2 Detailed Design Procedure

Refer to Programming the Current-Limit Threshold section for the current limit setting. For auto-retry functionality, once FAULT asserted, EN pull low, TPS25221 is disabled, FAULT des-asserted,  $C_{RETRY}$  is slowly charged to EN logic high through  $R_{FAULT}$ , then enable, after deglitch time, FAULT asserted again. In the event of an overload, TPS25221 cycles and has output average current. ON-time with output current is decided by FAULT deglitch time. OFF-time without output current is decided by  $R_{FAULT} \times C_{RETRY}$  constant time to EN logic high and  $t_{on}$  time. Therefore, set the  $R_{FAULT} \times C_{RETRY}$  to get the desired output average current during overload.



#### 10.2.3 Typical Application as USB Power Switch



Copyright © 2018, Texas Instruments Incorporated

Figure 29. Typical Application as USB Power Switch

#### 10.2.3.1 Design Requirements

For this example, use the parameters shown in Table 5.

**Table 5. Design Requirements** 

| PARAMETER      | VALUE   |
|----------------|---------|
| Input voltage  | 5 V     |
| Output voltage | 5 V     |
| Current        | 1200 mA |

#### 10.2.3.1.1 USB Power-Distribution Requirements

USB can be implemented in several ways regardless of the type of USB device being developed. Several power-distribution features must be implemented.

- Self Powered Hub (SPH) must:
  - Current limit downstream ports
  - Report over-current conditions
- Bus Powered Hub (BPH) must:
  - Enable or disable power to downstream ports
  - Power up at <100 mA</li>
  - Limit inrush current ( $<44 \Omega$  and 10 µF)
- Functions must:
  - Limit inrush currents
  - Power up at <100 mA</li>

The feature set of the TPS25221 meets each of these requirements. The integrated current limiting and overcurrent reporting is required by self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs and the input ports for bus-powered functions.

#### 10.2.3.2 Detailed Design Procedure

#### 10.2.3.2.1 Universal Serial Bus (USB) Power-Distribution Requirements

One application for this device is for current limiting in universal serial bus (USB) applications. The original USB interface was a 12-Mbps or 1.5-Mbps, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (for example, keyboards, printers, scanners, and mice). As the demand for more bandwidth increased, the USB 2.0 standard was introduced increasing the maximum data rate to 480 Mbps. The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.



USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply. The USB specification classifies two different classes of devices depending on its maximum current draw. A device classified as low-power can draw up to 100 mA as defined by the standard. A device classified as high-power can draw up to 500 mA. It is important that the minimum current-limit threshold of the current-limiting power-switch exceed the maximum current-limit draw of the intended application. The latest USB standard must always be referenced when considering the current-limit threshold

The USB specification defines two types of devices as hubs and functions. A USB hub is a device that contains multiple ports for different USB devices to connect and can be self-powered (SPH) or bus-powered (BPH). A function is a USB device that is able to transmit or receive data or control information over the bus. A USB function can be embedded in a USB hub. A USB function can be one of three types included in the list below.

- Low-power, bus-powered function
- High-power, bus-powered function
- Self-powered function

SPHs and BPHs distribute data and power to downstream functions. The TPS25221 has higher current capability than required for a single USB port allowing it to power multiple downstream ports.

#### 11 Power Supply Recommendations

#### 11.1 Self-Powered and Bus-Powered Hubs

A SPH has a local power supply that powers embedded functions and downstream ports. This power supply must provide between 4.75 V to 5.25 V to downstream facing devices under full-load and no-load conditions. SPHs are required to have current-limit protection and must report over-current conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.

A BPH obtains all power from an upstream port and often contains an embedded function. It must power up with less than 100 mA. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, keep the power to the embedded function off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power-switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than 100 mA. The total current drawn by the buspowered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

#### 11.2 Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports. Low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44  $\Omega$  and 10  $\mu$ F at power up, the device must implement inrush current limiting.

#### 11.3 Power Dissipation and Junction Temperature

The low ON-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is required design practice to determine power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis.

Begin by determining the  $r_{DS(on)}$  of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature expected and read  $r_{DS(on)}$  from the typical characteristics graph. Using this value, the power dissipation can be calculated using Equation 7:



#### **Power Dissipation and Junction Temperature (continued)**

$$P_D = r_{DS(on)} \times I_{OUT}^2$$

#### where

- P<sub>D</sub> = Total power dissipation (W)
- $r_{DS(on)}$  = Power switch on-resistance ( $\Omega$ )
- I<sub>OUT</sub> = Maximum current-limit threshold (A)
- This step calculates the total power dissipation of the N-channel MOSFET.

(7)

Finally, calculate the junction temperature:

$$T_J = P_D \times \theta_{JA} + T_A$$

#### where

- T<sub>A</sub> = Ambient temperature (°C)
- $\theta_{JA}$  = Thermal resistance (°C/W)
- P<sub>D</sub> = Total power dissipation (W)

(8)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the *refined*  $r_{DS(on)}$  from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance  $\theta_{JA}$ , and thermal resistance is highly dependent on the individual package and board layout. The table provides example thermal resistances for specific packages and board layouts.

Submit Documentation Feedback



# 12 Layout

#### 12.1 Layout Guidelines

- TI recommends placing the 100-nF bypass capacitor near the IN and GND pins, and make the connections
  using a low-inductance trace.
- TI recommends placing a high-value electrolytic capacitor and a 100-nF bypass capacitor on the output pin when large transient currents are expected on the output.
- The traces routing the RILIM resistor to the device must be as short as possible to reduce parasitic effects on the current limit accuracy.
- The thermal pad must be directly connected to PCB ground plane using wide and short copper trace.

#### 12.2 Layout Example




Figure 30. TPS25221DBV Board Layout




Figure 31. TPS25221DRV Board Layout



#### 13 Device and Documentation Support

#### 13.1 Device Support

#### 13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 13.2 Documentation Support

#### 13.2.1 Related Documentation

For related documentation see the following:

TPS25221 Evaluation Module User's Guide (SLVUBD1)

#### 13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.5 Trademarks

E2E is a trademark of Texas Instruments.

#### 13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





18-Nov-2018

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|----------------------|---------|
| TPS25221DBVR     | ACTIVE | SOT-23       | DBV                | 6    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | 1B4F                 | Samples |
| TPS25221DBVT     | ACTIVE | SOT-23       | DBV                | 6    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | 1B4F                 | Samples |
| TPS25221DRVR     | ACTIVE | WSON         | DRV                | 6    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | 1C7H                 | Samples |
| TPS25221DRVT     | ACTIVE | WSON         | DRV                | 6    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | 1C7H                 | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

18-Nov-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 16-Feb-2019

# TAPE AND REEL INFORMATION





| A0 |   |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| "All dimensions are nominal |                 |                    |   |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| TPS25221DBVR                | SOT-23          | DBV                | 6 | 3000 | 180.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TPS25221DBVT                | SOT-23          | DBV                | 6 | 250  | 180.0                    | 8.4                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| TPS25221DBVT                | SOT-23          | DBV                | 6 | 250  | 180.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TPS25221DRVR                | WSON            | DRV                | 6 | 3000 | 180.0                    | 8.4                      | 2.3        | 2.3        | 1.15       | 4.0        | 8.0       | Q2               |
| TPS25221DRVT                | WSON            | DRV                | 6 | 250  | 180.0                    | 8.4                      | 2.3        | 2.3        | 1.15       | 4.0        | 8.0       | Q2               |

www.ti.com 16-Feb-2019



\*All dimensions are nominal

| 7 til diffictiolofio die floriffiai |              |                 |      |      |             |            |             |
|-------------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device                              | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
| TPS25221DBVR                        | SOT-23       | DBV             | 6    | 3000 | 210.0       | 185.0      | 35.0        |
| TPS25221DBVT                        | SOT-23       | DBV             | 6    | 250  | 183.0       | 183.0      | 20.0        |
| TPS25221DBVT                        | SOT-23       | DBV             | 6    | 250  | 210.0       | 185.0      | 35.0        |
| TPS25221DRVR                        | WSON         | DRV             | 6    | 3000 | 210.0       | 185.0      | 35.0        |
| TPS25221DRVT                        | WSON         | DRV             | 6    | 250  | 210.0       | 185.0      | 35.0        |



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F





PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

  5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# DBV (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



# DBV (R-PDSO-G6)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated