TFT DISPLAY SPECIFICATION



WINSTAR Display Co.,Ltd. 華凌光電股份有限公司

CUSTOMER

ISSUED DATE:



葉虹蘭

WEB: https://www.winstar.com.tw E-mail: sales@winstar.com.tw

SPECIFICATION

MODULE NO.:		WF ²	WF43WTYBEDSG0#000						
APPROVI			VERSION:	DATA:					
SALES BY	APPROVEI) BY	CHECKED BY	PREPARED BY					

TFT Display Inspection Specification: https://www.winstar.com.tw/technology/download.html
Precaution in use of TFT module: https://www.winstar.com.tw/technology/download/declaration.html

2022/04/18



MODLE NO:

REC	ORDS OF REV	ISION	DOC. FIRST ISSUE
VERSION	DATE	REVISED PAGE NO.	SUMMARY
0	2021/12/17		First issue
A	2022/02/17		Modify Interface & Initial Code
В	2022/04/18		Modify Contour Drawing

Contents

- 1. Module Classification Information
- 2.Summary
- 3. General Specifications
- 4. Absolute Maximum Ratings
- 5. Electrical Characteristics
- 6.AC Characteristics
- 7. Timing Characteristics
- 8. Optical Characteristics
- 9.Interface
- 10.Block Diagram
- 11.Reliability
- 12. Touch Panel Information
- 13. Contour Drawing
- 14.Initial Code For Reference
- 15.Other

1. Module Classification Information

W 43 W Т В Ε D S G 0 #000 Υ 7 1 2 3 4 (5) 6 8 10 (11) (12) 13)

①	Brand: WINSTAR DISPLAY CORPORATION								
2	Display Type:F→TFT Type, J→Custom TFT								
3	Display Size:4.3" TFT								
4	Model serials no.								
(5)	Backlight Type:	T→LED, White							
9	Backing it Type !	S→LED, High Light White							
		Y→Transmissive, W.T, IPS TFT							
6	LCD Polarize Type/ Temperature	I→Transmissive, W. T, 6:00							
	range/ Gray Scale Inversion Direction	L→Transmissive, W.T,12:00							
		Z→Transmissive, W.T, O-TFT							
7	B: TFT+FR+CONTROL BOARD								
	Resolution:								
8	C:320240 E:480272 G: 80	00480 H :1024600							
9	TFT type D: Digital panel								
10	Interface : R: Uart S: SPI-4 (preserve	ation)							
	TS: N: Without TS T: RTP (pr	eservation)							
(11)	N Without TS	T Resistive touch panel							
	C Capacitive touch panel (G-F-F) G Capacitive touch panel (G-G)								
12	Version								
<u>(13)</u>	#:Fit in with ROHS di	rective regulations							
(13)	Special Code 00 : Sales code 0 :	Version							

2.Summary

TFT 4.3" is a IPS transmissive type color active matrix TFT liquid crystal display that use amorphous silicon TFT as switching devices. This module is a composed of a TFT_LCD module, It is usually designed for industrial application and this module follows RoHs,

3.General Specifications

Item	Dimension	Unit					
Size	4.3 inch						
Dot Matrix	480 x RGBx272(TFT) dots						
Module dimension	123.5 (W) x 67.2 (H) x 20.31(D)	mm					
Active area	95.04 x 53.856	mm					
Pixel pitch	0.198(H) x 0.198(V)	mm					
LCD type	TFT, Normally Black, Transmissive						
Viewing Angle	80/80/80/80						
Aspect Ratio	16:9						
Backlight Type	LED,Normally White						
TFT Controller IC	BT815						
TFT Interface	SPI/QSPI						
CTP FW Version	0x07.0x00.0x00.0x00.0x01.0x0C.0x11.0	0x43					
CTP IC	ILI2130 or equivalent						
CTP Interface	12C						
CTP Resolution	16384*16384						
With /Without TP	With CTP						
Surface	Glare						

^{*}Color tone slight changed by temperature and driving voltage

4.Absolute Maximum Ratings

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	TOP	-20	_	+70	°C
Storage Temperature	TST	-30	_	+80	°C

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

1. Temp. $\Box 60^{\circ}C,\,90\%$ RH MAX. Temp. $>\!60^{\circ}C,$ Absolute humidity shall be less than 90% RH at $60^{\circ}C$

5.Electrical Characteristics

5.1. Operating conditions:

Item	Symbol	Condition	Min	Тур	Max	Unit	Remark
Supply Voltage For VDD	VDD	_	3.1	3.3	3.5	V	_
Supply Current For VDD	IDD	VDD=3.3V	_	100	150	mA	Note1,2
Supply Voltage For VLED	VLED	_	4.5	5	5.5	V	_
Supply Current For VLED	ILED	VLED=+5V	_	200	300	mA	Note1

Note 1 : This(Typ) value is test for VDD=3.3V ,VLED=+5V , Ta=25 °C only

Note 2: VDD Power consumption is include CTP driver system

5.2. Backlight PWM conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
PWM Control Duty Ratio	-	0	-	100	%	Note 4,5,6
PWM Control Frequency	-	250	-	10K	Hz	
LED Life Time	-		50,000	1	Hr	Note 1,2,3

Note 1 : Ta = 25 °C

Note 2: Brightness to be decreased to 50% of the initial value

Note 3: The single LED lamp case


Note 4: Turn ON the backlight when PWM =Low, Turn OFF when PWM =High

Note 5 : PWM Low Active Control from lowest brightness to highest brightness

Note 6 : Backlight PWM signal is internally connected to BT815/6 backlight control pin, This pin is controlled by BT815/6 registers

Note 7: The backlight dimming control pin (BACKLIGHT) is a pulse width modulated (PWM) signal controlled by two registers: REG_PWM_HZ and REG_PWM_DUTY. REG_PWM_HZ specifies the PWM output frequency, the range is 250-10000 Hz. REG_PWM_DUTY specifies the duty cycle; the range is 0-128. A value of 0 means that the PWM is completely off and 128 means completely on.

The BACKLIGHT pin will output low when the DISP pin is not enabled (i.e. logic 0).



5.3. SPI / CTP Operating conditions

Darameter	Symbol	Rating			Unit	Condition
Parameter	Symbol	Min	Тур	Max	Onic	Condition
Low level input voltage	VIL	0V	1	I	V	VCC=5V
High level input voltage	VIH		VCC		V	VCC-5V

Note: VCC is the signal voltage level of SPI & CTP

6.AC Characteristics

6.1. SPI Interface Timing




Figure 1 SPI Interface Timing

rigure i oi i interiace rinning							
		VDD=3					
Parameter	Description	Min	Мах	Units			
Tsclk	SPI clock period (SINGLE/DUAL mode)	33.3		ns			
Tsclk	SPI clock period (QUAD mode)	33.3		ns			
Tsclkl	SPI clock low duration	13		ns			
Tsclkh	SPI clock high duration	13		ns			
Tsac	SPI access time	3		ns			
Tisu	Input Setup	3		ns			
Tih	Input Hold	0		ns			
Tzo	Output enable delay		11	ns			
Toz	Output disable delay		10	ns			
Tod	Output data delay		11	ns			
Tcsnh	CSN hold time	0		ns			

Table 1 SPI Interface Timing Specifications

For more information about BT816Q controller please go to official BT81x website. https://brtchip.com/bt81x

6.2. Internal Regulator and POR(Power-On-Reset)

The internal regulator will generate a Power-On-Reset (POR) pulse when the output voltage rises above the POR threshold. The POR will reset all the core digital circuits; It is possible to use the PD_N pin as an asynchronous hardware reset input. Drive PD_N low for at least 5ms and then drive it high will reset the BT815/6 chip.

6.3. Power Modes

When the supply to VDD is applied, the internal regulator is powered by VDD. An internal POR pulse will be generated during the regulator power up until it is stable. After the initial power up, the BT815/6 will stay in the SLEEP state. When needed, the host can set the BT815/6 to the ACTIVE state by performing a SPI ACTIVE command. The graphics engine, and the touch engine are only functional in the ACTIVE state. To save power the host can send a command to put the BT815/6 into any of the low power modes: STANDBY, SLEEP and POWERDOWN. In addition, the host is allowed to put the BT815/6 in POWERDOWN mode by driving the PD_N pin to low, regardless of what state it is currently in. Refer to Figure 2 for the power state transitions.





Figure 2 Power State Transition


7. Timing Characteristics

7.1. RGB Interface


1. SYNC Mode



2. SYNC-DE Mode



3. DE Mode



RGB Mode Selection Table	DCLK	HSYNC	VSYNC	DE
SYNC - DE Mode	Input	Input	Input	Input
SYNC Mode	Input	Input	Input	GND
DE Mode	Input	GND	GND	Input

Note: "Input" means these signals are driven by host side.

7.2. Parallel 24 bit RGB Input Timing Table

(Parallel 24-bit RGB Input Timing (VDD= 3.3V, GND= 0V, TA=25°C)


	480RGB X 272 Resolution Timing Table										
	Item	Symbol	Min.	Тур.	Max.	Unit	Remark				
DCL	(Frequency	Fclk	8	9	12	MHz					
DC	LK Period	Tclk	83	111	125	ns					
	Period Time	Th	485	531	598	DCLK					
	Display Period	Thdisp		480		DCLK					
HSYNC	Back Porch	Thhn	3	43	43	DCLK	Thbp of SYNC mode set by				
пэтис	Back Polcii	Thbp	,	43	40	DCLK	H_BLANKING[7:0]				
	Front Porch	Πhfp	2	8	75	DCLK					
	Pulse Width	Thw	2	4	43	DCLK					
	Period Time	Tv	276	292	321	HSYNC					
	Display Period	Tvdisp		272		HSYNC					
VSYNC	Back Porch	Tubn	2	12	12	HSYNC	Tvbp of SYNC mode set by				
VSTNC	Back Polcii	Tvbp	2	12	12	пэтис	V_BLANKING[7:0]				
	Front Porch	Tvfp	2	8	37	HSYNC					
	Pulse Width	Tvw	2	4	12	HSYNC					

Note: It is necessary to keep Tvbp =12 and Thbp =43 in sync mode. DE mode is unnecessary to keep it.

WF43WTYBEDSG0#000

7.3. System Bus Timing for RGB Interface

(VDD= 3.3V, GND= 0V, TA=25°C)



Item	Symbol	Min.	Тур.	Max.	Unit	Conditions
CLK Pulse Duty	Tcw	40	50	60	%	
HSYNC Width	Thw	2	-	-	DCLK	
VSYNC Setup Time	Tvst	12	-	-	ns	
VSYNC Hold Time	Tvhd	12	-	-	ns	
HSYNC Setup Time	Thst	12	-	-	ns	
HSYNC Hold Time	Thhd	12	-	-	ns	
Data Setup Time	Tdsu	12	-	-	ns	
Data Hold Time	Tdhd	12	-	-	ns	
DE Setup Time	Tdest	12	-	-	ns	
DE Hold Time	Tdehd	12	-	-	ns	

8.Optical Characteristics

Item		Symbol	Condition.	Min	Тур.	Max.	Unit	Remark
Response t	ime	Tr+ Tf	θ=0°, Ф=0°	-	30	40	ms	Note 3
Contrast ra	atio	CR	At optimized viewing angle	640	800	-	-	Note 4
Color	White	Wx	θ=0°、Φ=0	0.27	0.32	0.37	-	Note
Chromaticity	vviile		0.295	0.345	0.395	-	2,6,7	
	Hor.	ΘR	ΘR 70 ΘL 70 ΦT 70 ΦB 70	70	80	-	Deg.	Note 1
Viewing		ΘL		70	80	-		
angle		ΦТ		70	80	-		
		ФВ		80	-			
Brightness		-	-	300	400	-	cd/m²	Center of display
Uniformit	ty	(U)	-	75	-	-	%	Note 5

Ta=25±2°C, IL=200mA

Note 1: Definition of viewing angle range




Fig. 8.1. Definition of viewing angle

Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7orBM-5 luminance meter 1.0° field of view at a distance of 50cm and normal direction.





Fig. 8.2. Optical measurement system setup

Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90%to 10%. And fall time, Tf, is the time between photo detector output intensity changed from 10%to 90%



Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

Note 5: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (reference the picture in below). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity (U) = Lmin/Lmax x100%

L = Active area length

W = Active area width




Fig 8.3. Definition of uniformity

Note 6: Definition of color chromaticity (CIE 1931) Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

9.Interface

9.1. LCM PIN Definition (CON1~CON4 are used for Arduino Uno Rev3) CON 1

Pin	Symbol	I/O	Function
1	INT	OD/O	Interrupt to host, open drain output(default) or push-pull output, active low
2	CS_SD	1	SD Chip Select
3	CS	I	SPI slave select input
4	MOSI	I	SPI Single mode: SPI MOSI input /SD Master-out,Slave-in SPI Dual/Quad mode: SPI data line 0
5	MISO	0	SPI Single mode: SPI MISO output /SD Master-in, Slave-out SPI Dual/Quad mode: SPI data line 1
6	SCK	1	SPI clock input / SD Serial Clock
7	GND	Р	Ground
8	NC	-	No connection
9	NC	-	No connection
10	NC	-	No connection

CON 2

Pin	Symbol	I/O	Function
1	NC	-	No connection
2	NC	-	No connection
3	NC	-	No connection
4	NC(CardDetct)	-	No connection(Option SD Card Detect)
5	NC	-	No connection
6	NC	-	No connection
7	NC	-	No connection
8	PD_N	I	Chip power down mode control input, active low. Connect to MCU GPIO for power management or hardware reset function

CON 3

Pin	Symbol	I/O	Function
1	NC	-	No connection
2	NC	-	No connection
3	NC	-	No connection
4	VDD	Р	3.3V power supply input
5	VLED	Р	5V power supply input
6	GND	Р	Ground
7	GND	Р	Ground
8	NC	-	No connection

CON 4

Pin	Symbol	I/O	Function
1	NC	-	No connection
2	NC	-	No connection
3	CINT	0	Connect to interrupt pin of the CTP(ILI2130)
4	CRST	I	Connect to reset pin of the CTP(ILI2130)
5	CSDA	I/O	Connect to I2C SDA pin of the CTP(ILI2130)
6	CSCL	I	Connect to I2C SCL pin of the CTP(ILI2130)

SD

Pin	Symbol	I/O	Function
1	NC	-	No connection
2	CS_SD	I	SD Chip Select
3	MOSI	I	SPI Single mode: SPI MOSI input SPI Dual/Quad mode: SPI data line 0
4	VDD	Р	3.3V power supply input
5	SCK	I	SPI clock input
6	GND	Р	Ground
7	MISO	0	SPI Single mode: SPI MISO output SPI Dual/Quad mode: SPI data line 1
8	NC	-	No connection
9	NC(CardDetct)	-	No connection(SD Card Detect)

9.2. QSPI Interface

The QSPI slave interface operates up to 30MHz. Only SPI mode 0 is supported. The QSPI can be configured as a SPI slave in SINGLE, DUAL or QUAD channel modes. By default the SPI slave operates in the SINGLE channel mode with MOSI as input from the master and MISO as output to the master. DUAL and QUAD channel modes can be configured through the SPI slave itself. To change the channel modes, write to register REG_SPI_WIDTH. The table below depicts the setting.

REG_SPI_WIDTH[1;0]	Channel Mode	Data pins	Max bus speed
00	SINGLE – default mode	MISO, MOSI	30 MHz
01	DUAL	MOSI, MISO	30 MHz
10	QUAD	MOSI, MISO, IO2, IO3	30 MHz
11	Reserved	-	-

Table 1 QSPI Channel Selection

With DUAL/QUAD channel modes, the SPI data ports are now unidirectional. In these modes, each SPI transaction (signified by CS going active low) will begin with the data ports set as inputs.

Hence, for writing to the BT815/6, the protocol will operate as in FT800, with "WR-Command/Addr2, Addr1, Addr0, DataX, DataY, DataZ …" The write operation is considered complete when CS goes inactive high.

For reading from the BT815/6, the protocol will still operate as in FT800, with "RD-Command/Addr2, Addr1, Addr0, Dummy-Byte, DataX, DataY, DataZ". However as the data ports are now unidirectional, a change of port direction will occur before DataX is clocked out of the BT815/6. Therefore it is important that the firmware controlling the SPI master changes the SPI master data port direction to "input" after transmitting Addr0. The BT815/6 will not change the port direction till it starts to clock out DataX. Hence, the Dummy-Byte cycles will be used as a change-over period when neither the SPI master nor slave will be driving the bus; the data paths thus must have pull-ups/pull-downs. The SPI slave from the BT815/6 will reset all its data ports' direction to input once CS goes inactive high (i.e. at the end of the current SPI master transaction).

The diagram depicts the behaviour of both the SPI master and slave in the master read case.




Figure 1 SPI Master and Slave in the Master Read Case

In the DUAL channel mode, MISO (MSB) and MOSI are used while in the QUAD channel mode. IO3 (MSB), IO2, MISO and MOSI are used.

Figure 2 illustrates a direct connection to a 3.3V IO MPU/MCU with single or dual SPI interface.

Figure 3 illustrates a direct connection to a 3.3V IO MPU/MCU with Quad SPI interface.




Figure 2 Single/Dual SPI Interface connection





Figure 3 Quad SPI Interface connection

10.Block Diagram



11.Reliability

Content of Reliability Test (Wide temperature, -20°C~70°C)


Environmental Tes	t		
Test Item	Content of Test	Test Condition	Note
High Temperature storage Low Temperature	Endurance test applying the high storage temperature for a long time. Endurance test applying the low storage	80°C 200hrs -30°C	2 1,2
storage High Temperature Operation	temperature for a long time. Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	200hrs 70°C 200hrs	
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20°C 200hrs	1
High Temperature/ Humidity Operation	The module should be allowed to stand at 60°C,90%RH max	60°C,90%RH 96hrs	1,2
Thermal shock resistance	The sample should be allowed stand the following 10 cycles of operation -20°C 25°C 70°C 30min 5min 30min 1 cycle	-20°C/70°C 10 cycles	
Vibration test	Endurance test applying the vibration during transportation and using.	Total fixed amplitude: 1.5mm Vibration Frequency: 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes	3
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=±600V(contact), ±800v(air), RS=330Ω CS=150pF 10 times	

Note1: No dew condensation to be observed.


Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.

Note3: The packing have to including into the vibration testing.

12.Touch Panel Information




12.1. I2C AC Characteristics




léa-m-	Cumhal	100	kHz	400kHz		I I mis
ltem	Symbol	Min.	Max.	Min.	Max.	Unit
SCL standard mode clock frequency	FscL	0	100	0	400	kHz
Hold time (repeated) START condition.	Tup ora			0.0		
After this period, the first clock is generated.	THD;STA	4		0.6		us
LOW period of the SCL clock	TLOW	4.7		1.3		us
HIGH period of the SCL clock	THIGH	4		0.6		us
Setup time for a repeat START condition.	Tsu;sta	4.7		0.6		us
Data hold time	THD;DAT	0	3.45	0	0.9	us
Data setup time	TSU;DAT	250		100		ns
Rising time of both SDA and SCL signals	Tr		1000		300	ns
Falling time of both SDA and SCL signals	Tf		300		300	ns
Setup time for STOP condition.	Tsu;sto	4		0.6		us
Free time between STOP and START condition	TBUF	4.7		1.3		us
Pulse width of spikes which must be suppressed by input filter	Tsp			0	50	ns


12.2. Power On Sequence



12.3. Power Off to Power On Sequence



13.Contour Drawing



14.Initial Code For Reference

1. REGISTER VALUES:

REG_HSIZE 480

REG_VSIZE 272

REG_HCYCLE 548

REG_HOFFSET 43

REG_HSYNC0 0

REG_HSYNC1 41

REG_VCYCLE 292

REG_VOFFSET 12

REG_VSYNC00

REG_VSYNC1 10

REG_SWIZZLE 0

REG_PCLK_POL 1

REG_CSPREAD 1



LCM Sample Estimate Feedback Sheet

odule	Number :	_		Page: 1			
1 · <u>P</u>	anel Specification :						
1.	Panel Type:	□ Pass	□ NG ,				
2.	View Direction:	□ Pass	□ NG ,				
3.	Numbers of Dots:	□ Pass	□ NG ,				
4.	View Area:	□ Pass	□ NG ,				
5.	Active Area:	□ Pass	□ NG ,				
6.	Operating	□ Pass	□ NG ,				
7.	Storage Temperature :	□ Pass	□ NG ,				
8.	Others:						
2 · <u>N</u>	<u>lechanical</u>						
1.	PCB Size :	□ Pass	□ NG ,				
2.	Frame Size :	□ Pass					
3.	Material of Frame:	□ Pass	□ NG ,				
4.	Connector Position:	□ Pass	□ NG ,	_			
5.	Fix Hole Position:	□ Pass	□ NG ,				
6.	Backlight Position:	□ Pass	□ NG ,				
7.	Thickness of PCB:	□ Pass	□ NG ,				
8.	Height of Frame to	□ Pass	□ NG ,				
9.	Height of Module:	□ Pass	□ NG ,				
10	. Others :	□ Pass	□ NG ,				
3 · <u>R</u>	Relative Hole Size:						
1.	Pitch of Connector:	□ Pass	□ NG ,	_			
2.	Hole size of Connector:	□ Pass	□ NG ,	_			
3.	Mounting Hole size:	□ Pass	□ NG ,				
4.	Mounting Hole Type:	□ Pass	□ NG ,	_			
5.	Others:	□ Pass		_			
4 \ <u>B</u>	acklight Specification :						
1.	B/L Type:	□ Pass	□ NG ,				
2.	B/L Color:	□ Pass					
3.	B/L Driving Voltage (Refer	ence for LED	□ Pass	□ NG ,			
4.	B/L Driving Current:	□ Pass	□ NG ,				
5.	Brightness of B/L:	□ Pass	□ NG ,				
6.	B/L Solder Method:	□ Pass					
7.	Others:	□ Pass	□ NG ,				
	>> Go to page 2 <<						

WF43WTYBEDSG0#000

第32頁,共33頁



Vinst	ar Module Number:_			Page: 2
5、	Electronic Characteristics	of Module:		
1.	Input Voltage :	□ Pass	□ NG ,	
2.	Supply Current:	□ Pass		
3.	Driving Voltage for LCD:	□ Pass		
4.	Contrast for LCD:	□ Pass	□ NG ,	
5.	B/L Driving Method:	□ Pass		
6.	Negative Voltage Output:	□ Pass		
7.	Interface Function:	□ Pass		
8.	LCD Uniformity:	□ Pass		
9.	ESD test:	□ Pass		
10.	Others:	□ Pass		
6、	Summary :			
Sales	signature:			
lieto	mor Signaturo :		Date:	