

USB-1.1 to Dual Serial Ports

Features

- USB Specification 1.1 Compliant
- Single 5V Operation
- On-Chip Regulator
- Low Power
- Dual Serial Ports
- Supports up to 920Kbps Data Rate
- Supports 8,7,6 & 5 Data Widths
- Supports Even, Odd, Mark, Space & None
 Parities
- Supports 1, 1.5 & 2 Stop Bits
- Internal Power-On Reset
- Available in 48-pin QFP Package

Applications

- High-Speed Modems
- Monitoring Equipment
 - Serial Networking

Application Note

• AN-7720

Evaluation Board

• MCS7720-EVB

General Description

The MCS7720 controller provides bridging between the Universal Serial Bus (USB) input and two enhanced UART ports. This device contains all the necessary logic to communicate with the host computer via the USB Bus.


In addition, the MCS7720 contains a 3.3V regulator, operates in Bus-Powered mode, and has a reduced frequency (6 MHz) crystal oscillator.

This combination of features allows significant cost savings in system design, along with straightforward implementation of serial port functionality into PC peripherals using the host's USB port.

Ordering Information						
Commercial Grade (0° C to +70° C)						
MCS7720CQ	48-LQFP	Standard				
MCS7720CQ-GR	48-LQFP	RoHS				










USB-1.1 to Dual Serial Ports



MCS7720 USB-1.1 to Dual Serial Ports



Pin Assignments Pin Name Туре Description Crystal oscillator input or external clock input (6 MHz). This signal input is used in conjunction with XTAL2 to form a feedback circuit for the internal timing. Two external (10 pF) capacitors connected XTAL1 I 3 from each side of the crystal to GND are required to form a crystal oscillator XTAL2 4 0 Crystal oscillator output. See XTAL1 description. Test Mode (active low, internal pull-up) input. TSTPLL Т When this pin is tied to GND, the internal PLL is bypassed and an 6 external 48 MHz clock is used as the reference clock. Internal Test Mode (internal pull-up). TSTMODE 7 Т When this pin is tied to GND, the internal test mode is enabled. 9 I/O Upstream USB port Differential data Minus (D-), analog. DM DP I/O Upstream USB port Differential data Plus (D+), analog. 10 System Reset (Active high). L Resets all internal registers, sequencers, and signals to a consistent RESET 12 state. Connect to GND to enable the internal Power-On Reset circuit. Carrier-Detect signal (B). When low this indicates that the modem or data set has detected the nCD 15 Т data carrier. nCD has no effect on the transmitter. Data-Set-Ready signal (B). nDSR_D 18 Т When low, this indicates the modem or data set is ready to establish a communication link. $\mathsf{RX}_{\scriptscriptstyle \mathsf{B}}$ 19 Т Serial Data Input (B). Request-To-Send signal (B). It is set high (inactive) after a hardware reset or during internal loop-back Ο nRTS_R 20 mode. When low, this indicates that the UART is ready to exchange data. nRTS has no effect on the transmitter or receiver. Carrier-Detect signal (A). L When low this indicates that the modem or data set has detected the nCD_ 26 data carrier. nCD has no effect on the transmitter. Data-Set-Ready signal (A). When low, this indicates the modem or data set is ready to establish a nDSR₄ 27 Т communication link. 28 0 Serial Data Output (B). TX_B RX_{A} 29 L Serial Data Input (A).



Name	Pin	Туре	Description
nRTS _A	32	0	Request-To-Send signal (A). It is set high (inactive) after a hardware reset or during internal loop-back mode. When low, this indicates that the UART is ready to exchange data. nRTS has no effect on the transmitter or receiver.
TX _A	33	0	Serial Data Output (A).
nCTS _A	35	I	Clear-To-Send signal (A). When low this indicates that the modem or data set is ready to exchange data. nCTS has no effect on the transmitter.
nDTR _A	37	0	Data-Terminal-Ready signal (A). It is set high (inactive) after a hardware reset or during internal loop- back mode. When low, this output indicates to the modem or data set that the UART is ready to establish a communication link. nDTR has no effect on the transmitter or receiver.
nRI _A	40	I	Ring-Detect signal (A).
nCTS _B	44	I	Clear-To-Send signal (B). When low this indicates that the modem or data set is ready to exchange data. nCTS has no effect on the transmitter.
nDTR _B	45	0	Data-Terminal-Ready signal (B). It is set high (inactive) after a hardware reset or during internal loop- back mode. When low, this output indicates to the modem or data set that the UART is ready to establish a communication link. nDTR has no effect on the transmitter or receiver.
nRI _B	46	I	Ring-Detect signal (B).
VOUT	48	PWR	+3.3V Voltage Regulator Output.
GND	5, 8, 13, 14, 17, 21, 30, 39, 47	PWR	Power and signal grounds.
3.3V	2, 11, 16, 31, 43	PWR	Device Supply inputs. All should be connected to the VOUT pin. The VOUT voltage is gated by RESET.
5V	1	PWR	Main Power Input. Connect to USB VBUS or local VDD.

Note: All names with "n" prefix are active low.

USB-1.1 to Dual Serial Ports



USB Description

Analog Transceivers

The on-chip transceivers are connected directly to USB cables through external series resistors. They transmit and receive serial data at both full-speed (12Mbit/s) and low-speed (1.5Mbit/s) data rates. Slew rates are automatically adjusted according to the speed of the device connected and lie within the range defined in the USB Specification Rev. 1.1.

Serial Interface Engine

This engine implements the complete USB protocol layer including: parallel /serial conversion, synchronization pattern recognition, CRC checking/ generation, bit (de)stuffing, packet identifier (PID) verification/generation, address recognition and handshake evaluation/generation.

Bit Clock Recovery

The bit clock recovery circuit recovers the clock from the incoming USB data stream using 4x over sampling. It is able to track in the presence of jitter and frequency drift as specified by the USB Specification Rev. 1.1.

3.3V Source

A 5V to 3.3V DC-DC regulator is integral to the chip relieving the need for a +3.3V source. It supplies the analog transceivers and internal logic and can be used to supply the $1.5k\Omega$ pull-up resistor on the DP line of the upstream connection.

PLL Clock Multiplier

An integral Phase-Locked Loop (PLL) performs 6 to 48MHz clock multiplication and requires no external components except the crystal. This allows for the use of low-cost 6MHz crystals which reduce high frequency radiated Electro-Magnetic Interference (EMI).

USB Interface

All standard USB requests received from the host are processed on-board without the need of firmware intervention. The MCS7720 supports Bus-Powered operation only. The USB interface to the host controller includes a Control endpoint, a Bulk-In endpoint, a Bulk-Out endpoint and an Interrupt endpoint. The USB controller supports the USB-1.1 specification. Hence, it supports all standard functionality associated with device enumeration, standard USB device requests, etc. In addition, there are Vendor Specific commands provided to allow a USB driver to access registers and ROM in the USB controller.



UART Register Set:

The UART has 10 registers. Mapping is dependent on the Line Control Register (LCR).

Name	Offset	R/W	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
THR	0	W				smitted (Tra				
RHR	0	R			Data to be i	received (R	eceiver Hol			
						Sleep	Modem	Rx Stat	THRE	RxRdy
IER	1	R/W		Reserv	red	Mode	Interrupt	Interrupt	Interrupt	Interrup
						Mode	Mask	Mask	Mask	Mask
FCR	2	w		HR	Rose	erved	Reserved	Flush	Flush	FIFO
TOR	<u> </u>	~~	Trigge	er Level	1.030		T COCIVCU	THR	RHR	Enable
ISR	2	R		-Os	Rese	erved	Inte	rrupt Prio	itv	Interrup
			Ena	abled				· .	,	Pending
LCR	3	R/W	DLE	Tx	Force	Odd/Even	Parity	Stop	Data I	ength
	-			Break	Parity	Parity	Enable	Bits		
		-	_		RTS/CTS				BT0	
MCR	4	R/W	Res	erved	Flow	Loop	Unu	sed	RTS	DTR
			Dut	-	Control	D	Farm 1	D - ''		
LSR	5	R	Data	Tx	THR	Rx	Framing	Parity	Overrun	RxRdy
			Error	Empty	Empty	Break	Error	Error		
MSR	6	R	DCD	RI	DSR	CTS	Delta	TERI	Delta	Delta
SPR	7	R/W				Saratah D	DCD ad Registe	r	DSR	CTS
Additional Standard Registers - these are accessed when LCR[7] = 1 DLL 0 R/W Divisor Latch bits[7:0]										
DLL	0	R/W			gisters - th] = 1	
DLL DLM						Divisor La]]=1	
	0	R/W R/W THI Dat 0 Wri	R a to be	transm	itted	Divisor La	atch bits[7:0 tch bits[15:	-)] 8]] = 1	
DLM ister: cription: et: nissions	0	R/W R/W THI Dat 0 Wri LCI	R a to be	transm	itted rite condit 5] Bi	Divisor La Divisor Lat on can acc	tch bits[7:0 tch bits[15:4 cess this ro it[3]	-)] 8]] = 1	Bit[
DLM ister: cription: et: nissions	0 1	R/W R/W THI Dat 0 Wri LCI	R a to be te R[7] =0	transm , only w	itted rite condit 5] Bi	Divisor La Divisor Lat	tch bits[7:0 tch bits[15:4 cess this ro it[3]	egister	- 	Bit[
DLM ister: cription: et: nissions ess Conc ister: cription: et: nissions	0 1 dition: Bit[7]	R/W R/W Dat 0 Wri LCI RH Dat 0 Rea	R a to be te R[7] =0 Bit[6] R a to be	transm , only w │ Bit[itted rite condit 5] Bi Data	Divisor La Divisor La ion can acc [4] B to be trans	tch bits[7:0 tch bits[15: cess this ro it[3] 1 mitted	- 9] 8] egister Bit[2]	- 	Bit
DLM ister: cription: et: nissions ess Conc ss Conc ister: cription: et:	0 1 dition: Bit[7]	R/W R/W THI Dat 0 Wri LCI Rea LCI	R a to be R[7] =0 Bit[6] R a to be R[7] =0	transm , only w Bit[receive	itted rite condit 5] Bir Data	Divisor La Divisor Lat on can acc t[4] B to be trans	tch bits[7:0 tch bits[15: cess this ro it[3] 1 mitted	egister Bit[2]	- Bit[1]	
DLM ister: cription: et: nissions ess Conc ister: cription: et: nissions	0 1 dition: Bit[7]	R/W R/W THI Dat 0 Wri LCI Rea LCI	R a to be te R[7] =0 Bit[6] R a to be	transm , only w │ Bit[itted rite condit 5] Bir Data ed ead conditi 5] Bir	Divisor La Divisor Lat on can acc t[4] B to be trans	tch bits[7:0 tch bits[15: cess this ro it[3] 1 mitted	- 9] 8] egister Bit[2]	- 	Bit

USB-1.1 to Dual Serial Ports



Interrupt Enable Register:

Serial channel interrupts are enabled using the Interrupt Enable Register (IER).

Register: Description: Offset: Permissions:		IER Interrupt Enable Register 1 Read/Write						
	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
	Reserved		Sleep Mode	Modem Interrupt Mask	Rx Stat Interrupt Mask	THRE Interrupt Mask	RxRdy Interrupt Mask	

Bit	Name	Description
0	RxRdy Interrupt Mask	Logic 0 = Disable the Receiver Ready Interrupt Logic 1 = Enable the Receiver Ready Interrupt
1	THRE Interrupt Mask	Logic 0 = Disable the Transmitter Ready Interrupt Logic 1 = Enable the Transmitter Ready Interrupt
2	Rx Stat Interrupt Mask	Logic 0 = Disable the Receiver Status Interrupt (Normal Mode) Logic 1 = Enable the Receiver Status Interrupt (Normal Mode)
3	Modem Interrupt Mask	Logic 0 = Disable the Modem Status Interrupt Logic 1 = Enable the Modem Status Interrupt
4	Sleep Mode	Logic 0 = Disable Sleep-Mode Logic 1 = Enable Sleep-Mode (the internal clock of the channel is switched off)
5	Reserved	Reserved
6	Reserved	Reserved
7	Reserved	Reserved



FIFO Control Register:

The FCR controls the UART behavior in various modes.

Register: Description Offset: Permission		FCR FIFO Control Register 2 Write			
1 01111001011	0.				
	Bit[7]	Bit[6]	Bit[5]		
	DL				

	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
Γ	RI	RHR				Flush	Flush	Enable
	Trigger Level		Rese	erved	Reserved	THR	RHR	FIFO

Bit	Name	Description
0	Enable FIFO Mode	Logic 0 = Byte Mode Logic 1 = FIFO Mode
1	Flush RHR	Logic 0 = No change Logic 1 = Flushes the contents of RHR. This is operative only in FIFO Mode. The RHR is automatically flushed whenever changing between Byte Mode and FIFO Mode. The bit will return to zero after clearing the FIFOs.
2	Flush THR	Logic 0 = No change Logic 1 = Flushes the content of the THR, in the same manner as FCR[1] does the RHR
3	Reserved	Reserved
5, 4	Reserved	Reserved
7, 6	RHR Trigger Level	See the table below.

FCR[7:6] RHR Trigger Level:

In 550 mode, the receiver FIFO trigger levels are defined using FCR[7:6]. The interrupt trigger level & flow control trigger level where appropriate are defined by L2 in the table below. L1 defines lower flow control trigger levels that introduce a hysteresis element in hardware RTS/CTS flow control.

In Byte Mode (450 Mode) the trigger levels are all set to 1.

FCR[7:6]	550 Mode (FIFO = 16)		
	L1	<u>L2</u>	
2'b00	1	1	
2'b01	1	4	
2'b10	1	8	
2'b11	1	14	

USB-1.1 to Dual Serial Ports



Interrupt Status Register:

The source of the highest priority interrupt pending is indicated by the contents of the Interrupt Status Register (ISR). There are five sources of interrupts, and four levels of priority (1 is the highest) as tabulated below.

Level	Interrupt Source	ISR[5:0]
-	No interrupt pending	6'b000001
1	Receiver Status Error	6'b000110
1	or address bit detected in 9-bit mode	01100000
2a	Receiver Data Available	6'b000100
2b	Receiver Time Out	6'b001100
3	Transmitter THR Empty	6'b000010
4	Modem Status Change	6'b000000

Note: ISR[0] indicates whether any interrupt is pending

Register:		ISR					
Description	1:	Interrupt Status Register					
Offset:		2					
Permission	s:	Read					
	Bit[7]	Bit[6]	Bit[5]				
				_			

Bit[7] E	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
FIFOs		Interrupt Priority		In	ty	Interrupt	
		(Enhance	ed Mode)			Pending	

Interrupt Descriptions:

Level1: Receiver Status Error

Normal Mode: This interrupt is active whenever any of the LSR[1], LSR[2], LSR[3] or LSR[4] are set. These flags are cleared following a read of the LSR. The interrupt is masked with IER[2].

Level 2a: Receiver Data Available

The interrupt is active whenever the receiver FIFO level is above the interrupt trigger level.

Level 2b: Receiver Time-Out

A receiver time out event, (which may cause an interrupt) will occur when all of the following conditions are true:

- The UART is in the FIFO Mode.
- There is data in the RHR
- There has been no read of the RHR for a period of time greater than the timeout period. The timeout period of time is greater than the time out period. The time out period is four times the character period (including start & stop bits) measured from the centre of the first stop bit of the first data item received.

Reading the first data item in RHR clears this interrupt.

Level 3: Transmitter Empty

This interrupt is set when the transmit FIFO level falls below the trigger level. It is cleared on the ISR read to Level-3 interrupt or by writing more data to the THR so that the trigger level is exceeded.

Level 4: Modem Change

This interrupt is set by the modem change flag (MSR[0], MSR[1], MSR[2] or MSR[3]) becoming active due to changes in the input modem lines. This interrupt is cleared following the read of the MSR register.



Line Control Register:

The LCR specifies the data format that is common to both transmitter and receiver.

Permissi Access C	ons: Condition:	3 Read/Write LCR[7] =0							
	Bit[7]	Bit[6]	Bit[5]	Bit[4]		Bit[3]	Bit[2]	Bit[1]	Bit[0]
	DLE	Tx	Force	Odd/Ev		Parity	Number		ata
		Break	Parity	Parity	/	Enable	Stop Bit	s Ler	igth
LCR[1:0]:	Determines t	he data lengt	h of serial				,		
	characters.					LCR[1:0	0]	Data Len	
						2'b00		5 bits	
	efines the nu	mber of stop	hits per serial			2'b01 2'b10		6 bits 7 bits	
-0, (2]. D	character.					2'b10 2'b11		8 bits	
	and LCR[5:3]	are ignored.			0 1 1		6,7,8 5 ,7,8	<u>1</u> <u>1.5</u> 2	
LCR[6]: Transmission Break Logic 0: Break transmission disabled Logic 1: Forces the transmitter data output (SOUT) low to alert the communications channel. It is the responsibility of the software driver to ensure that the break duration is longer than the character period for it to be recognized remotely as a break rather than data.					3't 3't 3't 3't	R[5:3] bxx0 b001 b011 b101 b111	Parit	Parity Type No parity Odd parity Even parity y bit forced to y bit forced to	
	vivisor Latch E ogic 0: Access disabl	ses to DLL an ed	d DLM regist						

USB-1.1 to Dual Serial Ports



Modem Control Register: **Register:** MCR **Description: Modem Control Register** Offset: 4 Permissions: **Read/Write** Bit[6] Bit[0] Bit[7] Bit[5] Bit[4] Bit[3] Bit[2] Bit[1] 550 Mode Internal CTS/RTS Out2 Unused Loop Back Out1 RTS DTR Flow Control (Interrupt Enable) Enable Bit Name Description Logic 0 = Forces DTR# output to inactive (high) 0 DTR Logic 1 = Forces DTR# output to active (low) Logic 0 = Forces RTS# output to inactive (high) 1 RTS Logic 1 = Forces RTS# output to active (low) 2 Unused Out1 Out2 3 Unused Internal Logic 0 = Normal operating mode Loop Back 4 Logic 1 = Enable Local Loop-Back Mode Enable CTS/RTS Logic 0 = CTS/RTS flow control Disabled in 550-Mode 5 flow control Logic 1 = CTS/RTS flow control Enabled in 550-Mode Unused Unused 6 7 Unused Unused



Line Status Register:

This register provides the status of the data transfer to the CPU.

Register:		LSR		
Description	:	Line Status Register		
Offset:		5		
Permission	s:	Read		
Access Cor	ndition:	LCR[7] =0, ACR[6] = 0		
	Bit[7]	Bit[6]	Bit[5]	

[Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
ſ	Data	Tx	THR	Rx	Framing	Parity	Overrup	DyDdy
	Error	Empty	Empty	Break	Error	Error	Overrun	RxRdy

Bit	Name	Description
0	RHR	Logic 0 = RHR is empty
	Data Available	Logic 1 = RHR is not empty, data is available to be read
1	RHR Overrun	Logic 0 = No overrun error Logic 1 = Data was received when the RHR was full, An overrun has occurred. The error is flagged when the data would normally have been transferred to the RHR.
2	Received Data Parity Error	Logic 0 = No parity error in received data, or 9th bit is "0" in 9-bit mode. Logic 1 = Data has been received that did not have correct parity
3	Received Data	Logic 0 = No framing error
3	Framing Error	Logic 1 = data has been received with an invalid stop bit.
4	Received Break	Logic 0 = No receiver break error
	Error	Logic 1 = the receiver received a break error
5	THR	Logic 0 = Transmitter FIFO is not empty
	Empty	Logic 1 = Transmitter FIFO is empty
6	Transmitter & THR Empty	Logic 0 = The transmitter is not idle Logic 1 = THR is empty & the transmitter has completed the character in the shift register and is in the idle mode
7	Receiver Data Error	Logic 0 = Either there are no receiver data errors in the FIFO, or it was cleared by earlier read of LSR Logic 1 = At least one parity error, framing error or break indication in the FIFO.

Note : A break condition occurs when the SIN line goes low and stays low through out the start, data, parity & first stop bits. One zero character associated with break flag set will be transferred to the RHR and the receiver will then wait until the SIN line returns high. The LSR[4] flag break flag is set when this data item gets to the top of the RHR and it is cleared following the read to the LSR.

USB-1.1 to Dual Serial Ports



Modem Status Register:

This register provides the status of the modem control lines to CPU.

Register: Description Offset: Permission		MSR Modem Sta 6 Read	tus Registe	r					
	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]	
	DCD	RI	DSR	CTS	Delta DCD	Trailing Edge RI	Delta DSR	Delta CTS]

Bit	Name	Description
		Logic 0 = no change in the CTS signal
0	Delta CTS	Logic 1 = indicates that the CTS input has changed since the last time the
		MSR was read
		Logic 0 = no change in the DSR signal
1	Delta DSR	Logic 1 = indicates that the DSR input has changed since the last time the
		MSR was read
	Trailing Edge	Logic 0 = no change in the RI signal
2	RI	Logic 1 = indicates that the RI input has changed from low to high since the
		last time the MSR was read
		Logic 0 = no change in the DCD signal
3	Delta DCD	Logic 1 = indicates that the DCD input has changed since the last time the
		MSR was read
4	CTS	Logic 0 = CTS# line is 1
-	010	Logic 1 = CTS# line is 0
5	DSR	Logic 0 = DSR# line is 1
Ŭ	DOIN	Logic 1 = DSR# line is 0
6	RI	Logic 0 = RI# line is 1
	1 \1	Logic 1 = RI# line is 0
7	DCD	Logic 0 = DCD# line is 1
<u> </u>	DCD	Logic 1 = DCD# line is 0

Scratch Pad Register:

The scratch pad register does not effect operation of the rest of the UART in any way and can be used for the temporary data storage.

Register: Description Offset: Permission		SPR Scratch Pad 7 Read/Write	l Register					
	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
				Scratch Pa	ad Register			



USB-1.1 to Dual Serial Ports

Divisor Latch Registers:

The divisor latch registers (DLL & DLM) are used to program the baud rate divisor. This is a value between 1 and 65535 by which the input clock is divided in order to generate serial Baud Rates. After a hardware Reset, the Baud Rate used by the transmitter & receiver is given by:

Baud Rate = Input Clock / 16 * Divisor

where divisor is given by: (256 * DLM) + DLL

Note: More flexible Baud Rate generation options are also available. These require the use of Advanced Features in other registers however.

Register: Descriptior Offset: Permission Access Col	s:	DLL Divisor Latc 0 Read/Write LCR[7] =1	h Register					
ALLESS CO			Dittel	Dittal	D:([0]	D://01	Divid	D:([0]
	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
			Least	significant B	yte for diviso	r latch		
Register: Descriptior Offset: Permission Access Con	s: ndition:	DLM Divisor Latc 1 Read/Write LCR[7] =1	-					
	Bit[7]	Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]
	Most significant Byte for divisor latch							

	Baud Rate	DLM (Hex)	DLL (Hex)
	115.2K	00	01
	57.6K	00	02
	38.4K	00	03
Baud Rate Generator	19.2K	00	06
Programming Table	9600	00	0C
	2400	00	30
	1200	00	60
	600	00	C0
	300	01	80
	150	03	00
	50	09	00
	-		

MCS7720 USB-1.1 to Dual Serial Ports



Master Reset Values

Register	BIT-7	BIT-6	BIT-5	BIT-4	BIT-3	BIT-2	BIT-1	BIT-0
RHR	0	0	0	0	0	0	0	0
THR	Х	Х	Х	Х	Х	Х	Х	Х
IER	0	0	0	0	0	0	0	0
FCR	0	0	0	0	0	0	0	0
lir	0	0	0	0	0	0	0	1
LCR	0	0	0	0	0	0	0	0
MCR	0	0	0	0	0	0	0	0
LSR	0	1	1	0	0	0	0	0
MSR	Х	Х	Х	Х	0	0	0	0
SPR	0	0	0	0	0	0	0	0



USB-1.1 to Dual Serial Ports

Electrical Characteristics

Absolute Maximum Ratings

Supply Voltage	6 Volts
Input Voltage (I/O)	-0.3 to V _{cc} +0.3
Storage Temperature	-60° C to +150° C

Recommended Operating Conditions

Supply Voltage	4.5 to 5.5 Volts
Input Voltage (I/O)	0 to 5.5 Volts
Ambient Operating Temperature (free air)	0° C to +70° C
Junction Operating Temperature	0° C to +115° C

Static Characteristics (Supply Pins)

 V_{cc} = 4.5V to 5.5V; GND = 0V; Temp = 0 to +70° C; unless otherwise specified

Symbol	Parameter	Conditions	Min	Typical	Мах	Unit
V _{reg} (3.3V) Regulated Supply Voltage			3.0	3.3	3.6	V
I _{cc} Operating Supply Current			-	18	-	mA

Static Characteristics

 V_{cc} = 4.5V to 5.5V; GND = 0V; Temp = 0 to +70° C; unless otherwise specified


Symbol	Parameter	Conditions	Min	Typical	Мах	Unit
V _{IL}	V _{IL} LOW Level Input Voltage		-	-	0.3*Vcc	V
V _{IH} HIGH Level Input Voltage			0.7*Vcc	-	-	V
V _{th} (LH)	V _{th} (LH) Positive going Threshold Voltage		-	3.22	-	V
V _{th} (HL)	V_th(HL)Negative going Threshold VoltageI_LIInput Leakage CurrentI_OZTri-State Leakage CurrentV_OLOutput Voltage (Low)V_OHOutput Voltage (High)		-	1.84	-	V
I _{LI}			-	-	±1	μA
I _{oz}			-	-	±10	μA
V _{OL}			-	-	0.4	V
V _{OH}			3.5	-	-	V

Dynamic Characteristics – Analog I/O Pins (DP, DM); Full-Speed Mode V_{cc} = 4.5V to 5.5V; GND = 0V; Temp = 0 to +70° C; unless otherwise specified

Symbol	Parameter	Condition	Min	Typical	Мах	Unit
T _{FR}	Rise Time	С _L = 50pF 10% to 90% of V _{OH} - V _{OL}	4	-	20	nS
T _{FF}	Fall Time	C _L = 50pF 10% to 90% of V _{OH} - V _{OL}	4	-	20	nS









IMPORTANT NOTICE

MosChip Semiconductor Technology, LTD products are not authorized for use as critical components in life support devices or systems. Life support devices are applications that may involve potential risks of death, personal injury or severe property or environmental damages. These critical components are semiconductor products whose failure to perform can be reasonably expected to cause the failure of the life support systems or device, or to adversely impact its effectiveness or safety. The use of MosChip Semiconductor Technology LTD's products in such devices or systems is done so fully at the customer risk and liability.

As in all designs and applications it is recommended that the customer apply sufficient safeguards and guard bands in both the design and operating parameters. MosChip Semiconductor Technology LTD assumes no liability for customer's applications assistance or for any customer's product design(s) that use MosChip Semiconductor Technology, LTD's products.

MosChip Semiconductor Technology, LTD warrants the performance of its products to the current specifications in effect at the time of sale per MosChip Semiconductor Technology, LTD standard limited warranty. MosChip Semiconductor Technology, LTD imposes testing and quality control processes that it deems necessary to support this warranty. The customer should be aware that not all parameters are 100% tested for each device. Sufficient testing is done to ensure product reliability in accordance with MosChip Semiconductor Technology LTD's warranty.

MosChip Semiconductor Technology, LTD believes the information in this document to be accurate and reliable but assumes no responsibility for any errors or omissions that may have occurred in its generation or printing. The information contained herein is subject to change without notice and no responsibility is assumed by MosChip Semiconductor Technology, LTD to update or keep current the information contained in this document, nor for its use or for infringement of patent or other rights of third parties. MosChip Semiconductor Technology, LTD to update or keep current the information contained in this document, nor for its use or for infringement of patent or other rights of third parties. MosChip Semiconductor Technology, LTD does not warrant or represent that any license, either expressed or implied, is granted to the user.

MCS7720 USB-1.1 to Dual Serial Ports



Revision History				
Revision	Changes	Date		
1.0	Preliminary Release	7-Nov-2002		
1.1	Revised Data Sheet	27-Mar-2006		
`				