TFT DISPLAY SPECIFICATION



WINSTAR Display Co.,Ltd. 華凌光電股份有限公司





WEB: <u>https://www.winstar.com.tw</u> E-mail: sales@winstar.com.tw

SPECIFICATION

CUSTOMER

MODULE NO.: WF101JTYAHMNB0#

APPROVED BY: (FOR CUSTOMER USE ONLY)

PCB VERSION:

DATA:

SALES BY	APPROVED BY	CHECKED BY	PREPARED BY
			葉虹蘭
ISSUED DATE:	2021/09/15		

TFT Display Inspection Specification: <u>https://www.winstar.com.tw/technology/download.html</u> Precaution in use of TFT module: https://www.winstar.com.tw/technology/download/declaration.html

Wi 華之	nstar Display 凌光電股份有限	y Co., LT 公司	D MODLE NO :
REC	ORDS OF REV	ISION	DOC. FIRST ISSUE
VERSION	DATE	REVISED PAGE NO.	SUMMARY
0	2021/09/15		First issue

Contents

- 1. Module Classification Information
- 2.Summary
- **3.General Specifications**
- 4. Absolute Maximum Ratings
- **5.**Electrical Characteristics
- **6.DC Electrical Characteristics**
- 7.AC Electrical Characteristics
- **8.**Function Description
- 9.MIPI Interface
- **10.Optical Characteristics**
- 11.Interface
- 12.Reliability
- 13. Touch Panel Information
- 14.Contour Drawing
- 15.Initial Code For Reference

	W	F	10)1 J	Т	Y	А	Н	N	M	Ν	В	0	#
	1	2	3) (4)	(5)	6	7	8	(9		(1)	(12)	(13)
1	Branc	i : WINS'	ΓAI	R DISPLA	Y C	ORPORA	TIOI	N						
2	Displ	ау Туре:	F-	→TFT Type	e, J-	→Custom	TFT							
3	Displ	ay Size:	10.	1" TFT										
4	Mode	el serials n	0.											
5	Backl Type	-		F→CCFL, S→LED, H			nite				ED, Whit		hite	×O'
6	Type/ Temp range Scale Direc A : T	erature / Gray Inversion tion FT LCD	ע נ נ נ נ	A→Transm C→Transm F→Transm I→Transm K→Transf L→Transm N→Transm	nissi nissi issiv lecti nissi nissi	ve, N. T, 6 ve, N.T,12 ve, W. T, 6 ve, W.T,1 ve, W.T,1 ive, Super	5:00 2:00 2:00 2:00 2:00 W.T	; ; ; ; ; ;	R- V- W X- Y- Z- F	T T T T T T T T	ransmiss Fransmiss Fransmiss ransmiss ransmissi FT+CON	ive, S ive, S ive, V ive, V ive, V ve, V TRC	Super W. Super W. Super W. W.T, VA W.T, IPS W.T, O-T DL BOA	F, O-TFT T, VA TFT .T, IPS TFT FFT TFT FT
7	С : Т D : т	FT+ SCR FT+ SCRE	EW wh	' HOLES+(/ HOLES - ioles +a/d / HOLES -	+A/l b BO	D BOARI ARD+CON) TROI	BOARI	H D I :	T : Tł	FT+ SCF FT+D/V FT+ SCR FT+POW	BC EW I)ARD HOLES -	+D/V BOA
8	A G	ution: 128160 800480 1024768 800320 800200	B H N U 2	320234 1024600 128128 8001280 1024324	C I P V 3	320240 320480 1280800 176220 7201280	W	4802 2403 4808 12803 19201	20 00 398	E K R X 5	480272 800600 640320 1024250 1366768	L S Y	640480 240400 480128 192072 128032	0 8 0
9	D: Di	gital L	: 1	LVDS M	:MI	PI								
10	Interf N I	ace:		trol board e		A 8Bit R RS23	32	B S		16E Inte	Bit erface	H U	HDMI USB	
	тс.		7			T Resis	tive	touch p	1		-			anel (G-F-F
11)	G (C2 (Capacitive	toı toı	uch panel (uch panel (uch panel (G-F	-F)+OCR		C1 G1 B	Ca	pac	itive touc itive touc GG+USE	h pa		F)+OCA)+OCA

2.Summary

TFT 10.1" is a color active matrix thin film transistor (TFT) liquid crystal display without polarizer. This model is composed of amorphous silicon TFT as a switching device. This TFT LCD has a 10.1" wide (16:9) diagonally measured active display area with WVGA (1024 horizontal by 600 vertical pixel) resolution. Each pixel is divided into Red, Green, Blue dots which are arranged in vertical stripes.

3.General Specifications

Item	Dimension	Unit				
Size	10.1	inch				
Dot Matrix	1024 RGB X 600 dots					
Module dimension	235(W) x143(H) x 8.78(D)	mm				
Active area	222.72 (H) x 125.28(V)	mm				
Pixel pitch	0.2175(W) x 0.2088(H)	mm				
LCD type	TFT, Normally Black, Transmissive					
TFT Interface	4-Lanes MIPI					
Driver IC	EK79007AD3 + EK73217BCGA or equivalent					
Viewing Angle	85/85/85/85					
Aspect Ratio	16:9					
Backlight Type	LED,Normally White					
СТР ІС	ILI2511 or equivalent					
CTP Interface	USB (I2C available)					
CTP FW Version:	V6.0.0.62.90.1.2					
With /Without TP	With CTP					
Surface	Glare					

*Color tone slight changed by temperature and driving voltage.

4.Absolute Maximum Ratings

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	TOP	-20	_	+70	°C
Storage Temperature	TST	-30	_	+80	°C

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

1. Temp. \leq 60°C, 90% RH MAX. Temp. > 60°C, Absolute humidity shall be less than 90% RH at 60°C

5.Electrical Characteristics

ltem	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Power Supply Voltage For LCD	VDD	1.71	1.8	1.89	V	Note1
Analog Power Supply Voltage	AVDD	9.89	10.2	10.5	V	-
Gate On Power Supply Voltage	VGH	19.4	20.0	20.6	V	-
Gate Off Power Supply Voltage	VGL	-10.3	-10.0	-9.7	V	-
Common Power Supply Voltage	VCOMI	4.0	4.3	4.6	V	Note2
	VDDT	3.0	3.3	3.6	V	I2C
Supply CTD	Ivddt		90.5	115	mA	type
Supply CTP	USB_VDD 5V	4.4	5.0	5.5	V	USB
	VDD 5V	7	97.8	120	mA	type

5.1 Typical Operation Conditions (At Ta = $25 \,^{\circ}$ C)

Note1:VDD setting should match the signals output voltage (refer to Note 3) of customer's system board.

Note 2.Please adjust VCOMI to make the flicker level be minimum. Note 3:RESET,STBYB,U/D,L/R,SELB

5.2. Current Consumption

Item	Symbol		Values		Unit	Remark	
item	Sylubol	Min.	Тур.	Max.	Onic	Kellidik	
e t	I _{VGH}	-	0.5	1.0	mA	VGH =20.0V	
	I _{VGL}	-	1.4	2.1	mA	VGL = -10.0V	
Current for Driver		-	16	24	mA	VDD =1.8V	
	Iavdd	-	19	28.5	mA	AVDD =10.2V	
		-	0	-	mA	VCOMIN=4.3V	

5.3. Backlight Driving Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Supply voltage of white LED backlight	VL	10.8	12.4	14.0	V	Note 1
Current for LED backlight	IL	-	300	-	mA	
LED life time	-	50,000	-	-	Hr	Note2

Note 1 : There are 1 Groups LED



CIRCUIT DIAGRAM

Note 2 : Ta = 25 °C

Note 3 : Brightness to be decreased to 50% of the initial value

Note 4 : The single LED lamp case

6.DC Electrical Characteristics

6.1. Parameter	Symbol		Rating	I	Unit	Condition	
o.i. Parameter	Зушьог	Min	n Typ Max		Unit	Condition	
Low level input voltage	VIL	0	-	0.3VDD	V	Note 1	
High level input voltage	VIH	0.7VDD	-	VDD	V	Note 1	

Note 1:RESET,STBYB, UPDN, SHLR

6.2. MIPI Interface DC Characteristic

Parameter	Symbol	Min.	Тур.	Max.	Unit						
MIPI Characteristics for High Speed Receiver											
Single-ended input low voltage	VILHS	-40	-	-	mV						
Single-ended input high	VIHHS	-	-	460	mV						
voltage											
Common-mode voltage	VCDRXDC	70	-	330	mV						
Differential input impedance	ZID		100		ohm						
HS transmit differential	VOD	140	200	250	mV						
voltage(VOD=VDP-VDN)											
MIPI Characteristics for Low Power Mode											
Pad signal voltage range	VI	-50	-	1350	mV						
Ground shift	VGNDSH	-50	-	50	mV						
Logic 0 input threshold	VIL	0	-	550	mV						
Logic 1 input threshold	VIH	880	-	1350	mV						
Input hysteresis	VHYST	25	-	-	mV						
Output low level	Vol	-50	-	50	mV						
Output high level	Vон	1.1	1.2	1.3	V						
Output impedance of Low	ZOLP	80	100	125	ohm						
Power Transmitter											
Logic 0 contention threshold	VILCD, MAX	-	-	200	mV						
Logic 0 contention threshold	VIHCD, Man	450	-	-	mV						



7.AC Electrical Characteristics

7.1. Basic AC Characteristic

VDD/RESET AC characteristic

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
VDD power slew rate	TPOR	-	-	20	ms	From 0 to 90% VDD
RESETactive pulse width	TRESET	1	-	-	ms	VDD=1.8V
VDD resettle time	TRES	1	-	-	s	



7.2. MIPI AC Characteristic 1.Transmitter AC Specification



DP:MIPI_D1P / MIPI_D0P DN: MIPI_D1N / MIPI_D0N

2. Turnaround Procedure

Turnaround Procedure Operation Timing Parameters

Parameter	Symbol	Min	Тур	Max	Units
Length of any Low-Power state period: Master side	TLPX	50	-	75	ns
Length of any Low-Power state period: Slave side	TLPX	50	55.56	58.34	ns
Ratio of TLPX(Master)/ TLPX (Slave) between Master	Ratio	2/3	-	3/2	
and Slave side	TLPX				
Time-out before new TX side start driving	TTA-Sure	TLPX	-	2TLPX	ns
Time to drive LP-00 by new TX	TTA-GET	-	5TLPX	-	ns
Time to drive LP-00 after Turnaround Request	TTA-GO	-	4TLPX	-	ns



3.High speed transmission

Parameter	Symbol	Min	Тур	Max	Units
UI instantaneous	UIINST	2	-	12.5	ns
Data to Clock	TSKEW(TX)	-0.15	-	0.15	UIINST
Skew(measured at					
transmitter)					
Data to Clock Setup	TSETUP(RX)	0.15	-	-	UIINST
time(measured at receiver)					
Data to Clock Hold	THOLD(RX)	0.15	-	-	UIINST
time(measured at receiver)					
20%~80% rise time and fall	Tr, Tf	150	-	-	ps
time		-	-	0.3	UIINST



4.High Speed Clock Transmission DP:MIPI_D1P / MIPI_D0P DN: MIPI_D1N / MIPI_D0N CLKP: MIPI_CLKP CLKN: MIPI_CLKN

Parameter	Symbol	Min	Тур	Max	Units]
Time that the transmitter shall continue sending	TCLK-POST	60+52UI	-	-	ns	
HS clock after the last associated Data Lane has						
transitioned to LP mode						
Detection time that the clock has stopped	TCLK-MISS	-	-	60	ns	
toggling						
Time to drive LP-00 to prepare for HS clock	TCLK-PREPARE	38	-	95	ns	
transmission						
Minimum lead HS-0 drive period before starting	TCLK-PREPARE	300	-	-	ns] / [
clock	+ TCLK-ZERO					
Time to enable Clock Lane receiver line	THS-TERM-EN	-	-	38	ns]
termination measured from when Dn cross						
VIL,MAX						
Minimum time that the HS clock must be prior to	TCLK-PRE	8	-	-	UI	
any associated data lane beginning the						
transmission from LP to HS mode						
Time to drive HS differential state after last	TCLK-TRAIL	60	-	-	ns	
payload clock bit of a HS transmission burst						



5. High Speed Data Transmission in Bursts



6.LP11 timing request between data transformation

When Clock lane of DSI TX chip always keeps High speed mode, then Clock lane never go back to Low power mode. If Date lane of TX chip needs to transmit the next new data transmission or sequence, after the end of Low power mode or High speed mode or BTA. Then TX chip needs to keep LP-11 stop state before the next new data transmission, no matter in Low power mode or High speed mode or BTA. The LP-11 minimum timing is required for RX chip in the following 9 conditions, include of LP-LP, LP-HS, HS-LP, HS-HS, BTA— BTA, LP— BTA, BTA— LP, HS— BTA, and BTA— HS. This rule is suitable for short or long packet between TX and RX data transmission.



Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the new Escape Mode Entry	TDEE	150	-	-	ns

Imi	ng	betv	veen	LP-L	-P co	omr	nan	d	
	Pr	eviou	s Esca	pe mo	ode				





Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Entering High Speed Mode	TDEH	Max(150,32UI)	-	-	ns



Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Escape Mode	TDHE	Max(150,32UI)	-	-	ns
Entry					

(4) Timing between HS-HS command



Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Entering High	TDHH	Max(150,32UI)	-	-	ns
Speed Mode					

(5) Timing between BTA-BTA command



Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the new BTA	TDBB	150	-	-	ns

(6) Timing between LP-BTA command







Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Escape Mode Entry	TDBE	150	-	-	ns



Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Entering High Speed Mode	Товн	Max(150,32UI)	-	-	ns

8.Function Description

8.1. Power On/Off Sequence

In order to prevent IC from power on reset fail, the rising time (TPOR) of the digital power supply VDD should be maintained within the given specifications. Refer to "AC Characteristics" for more detail on timing.

Power On/Off Sequence



Note: CLK and Data Lanes should keep in LP11(stop state) before RESET.

8.2. Vertical input timing



Vertical input timing

8.3. Horizontal input timing



Horizontal input timing

8.4. Input Timing Table (2Lane) For 1024RGB x 600 panel

DE mode

Parameter	Symbol		Value		Unit
Faranielei	Symbol	Min.	Тур.	Max.	Unit
DCLK frequency @Frame rate=60hz	fclk	40.8	51	.2	Mhz
Horizontal display area	thd	1024			DCLK
HSYNC period time	th	1114	1344		DCLK
HSYNC blanking	thb+thfp	90	32	20	DCLK
Vertical display area	Tvd		600		Н
VSYNC period time	Τv	610	635		Н
VSYNC blanking	Tvb+Tvfp	10	3	5	Н

HV mode Horizontal input timing

Parameter		Symbol	Value		Unit	
Horizontal display area		thd	1024			DCLK
DCLK fraguanav@ Emma	DCLK frequency@ Frame rate=60hz		Min.	Тур.	Max.	
			44.9	51.2		Mhz
1 Horizontal Line		th	1200 1344			
	Min.		1			
HSYNC wulse width	Тур.	thpw	70		DOLK	
	Max.			140		DCLK
HSYNC blanking		thb	160	16	60	
HSYNC front porch		thfp	16	16	60]
′ mode			0	•	1	

HV mode

Vertical input timing

Parameter	Symbol		Unit		
Falameter	Symbol	Min.	Тур.	Max.	Unit
Vertical display area	tvd	600			Н
VSYNC period time	tv	624	635		Н
VSYNC pulse width	tvpw	1	20		Н
VSYNC back porch	tvb	23	23		Н
VSYNC front porch	tvfp	1	12		Н

9.MIPI Interface

9.1. MIPI INTERFACE (MOBILE INDUSTRY PROCESSING INTERFACE)

The Display Serial Interface standard defines protocols between a host processor and peripheral devices that adhere to MIPI Alliance standards for mobile device interfaces. The DSI standard builds on existing standards by adopting pixel formats and command set defined in MIPI Alliance standards.

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. Which mode is used depends on the architecture and capabilities of the peripheral. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications. Command Mode refers to operation in which transactions primarily take the form of sending commands and data to a peripheral, such as a display module, that incorporates a display controller. The display controller may include local registers. Systems using Command Mode write to, and read from, the registers. The host processor indirectly controls activity at the peripheral by sending commands, parameters and data to the display controller. The host processor can also read display module status information. Command Mode operation requires a bidirectional interface.

Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode. To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data path.

MIPI Lane Configuration:

	MCU (Master) Display Module (Slave)
Clock Lane	Unidirectional Lane Clock Only Escape Mode(ULPS Only)
Data Lane0	 Bi-directional Lane Forward High-Speed Bi-directional Escape Mode Bi-directional LPDT
Data Lane1	UnidirectionalForward High speed

9.2. Display Serial Interface (DSI)

Video Mode Communication

Video Mode peripherals require pixel data delivered in real time. This section specifies the format and timing of DSI traffic for this type of display module.

Transmission Packet Sequences

DSI supports several formats, or packet sequences, for Video Mode data transmission. The peripheral's timing requirements dictate which format is appropriate. These terms are used throughout the following sections:

Non-Burst Mode with Sync Pulses — enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.

Non-Burst Mode with Sync Events — similar to above, but accurate reconstruction of sync pulse widths is not required, so a single Sync Event is substituted.

Burst mode — RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode(saving power) or for multiplexing other transmissions onto the DSI link.

In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral. To enable PHY synchronization the host processor should periodically end HS transmission and drive the Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the figures in this section. It is recommended to return to LP state once per scanline during the horizontal blanking time. Regardless of the frequency of BLLP periods, the host processor is responsible for meeting all documented peripheral timing requirements. Note, at lower frequencies BLLP periods will approach, or become, zero.

During the BLLP the DSI Link may do any of the following:

Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX. Transmit one or more non-video packets from the host processor to the peripheral using Escape Mode.

Transmit one or more non-video packets from the host processor to the peripheral using HS Mode.

If the previous processor-to-peripheral transmission ended with BTA, transmit one or more packets from the peripheral to the host processor using Escape Mode.

Transmit one or more packets from the host processor to a different peripheral using a different Virtual Channel ID.

The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host processor may compose any sequence of packets, including iterations, within the limits of the packet format definitions. For all timing cases, the first line of a frame shall start with VS; all other lines shall start with HS. This is also true in the special case when VSA+VBP=0. Note that the position of synchronization packets, such as VS and HS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.

Normally, RGB pixel data is sent with one full scan line of pixels in a single packet. Individual pixels shall not be split across packets.

Transmission packet components used in the figures in this section are defined in Figure below unless otherwise specified.



DSI Sync. Event:Package V Sync. Start

DSI Video Mode Interface Timing Legend

If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding Blanking Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet shall be omitted.

Clock Requirements

A DSI host processor shall support continuous clock on the Clock Lane for display module that require it, so the host processor needs to keep the HS serial clock running.

Non-Burst Mode with Sync Pulses

With this format, the goal is to accurately convey DPI-type timing over the DSI serial Link. This includes matching DPI pixel-transmission rates, and widths of timing events like sync pulses. Accordingly, synchronization periods are defined using packets transmitting both start and end of sync pulses. An example of this mode is shown in Figure below.



Normally, periods shown as I (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet. Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power

Non-Burst Mode with Sync Events

This mode is a simplification of the format described in section "Non-Burst Mode with Sync Pulse" .Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. Pixels are transmitted at the same rate as they would in a corresponding parallel display interface such as DPI-2. An example of this mode is shown in Figure below.



As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

Burst Mode

In this mode, blocks of pixel data can be transferred in a shorter time using a timecompressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction. There may be a line buffer or similar memory on the peripheral to accommodate incoming data at high speed. Following HS pixel data transmission, the bus goes to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or LP transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the host processor, its transmission time shall be limited to ensure data underflow does not occur from its internal buffer memory to the display device. An example of this mode is shown in Figure below



Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

10.Optical Characteristics

ltem		Symbol	Condition.	Min	Тур.	Max.	Unit	Remark
Response time		Tr	θ=0°、Φ=0°	-	10	20	.ms	Note 3
		Tf		-	20	25	.ms	NOLE 3
Contrast ratio		CR	At optimized viewing angle	600	800	-	-	Note 4
Color	White	Wx	θ=0°、Φ=0	0.252	0.302	0.352	-	Note 2,6,7
Chromaticity	vvnite	Wy		0.274	0.324	0.374		
	Hor.	ΘR	CR≧10	80	85	-	Deg.	
Viewing		ΘL		80	85	-		Note 1
angle	Ver.	ΦΤ		80	85			Note 1
		ΦВ		80	85			
Brightness		-	-	300	400		cd/m ²	Center of display
Uniformity		(U)	-	70	-	-	%	Note 5

Ta=25±2℃

Note 1: Definition of viewing angle range



Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7 or BM-5 luminance meter 1.0° field of view at a distance of 50cm and normal direction.



Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90% to 10%. And fall time, Tf, is the time between photo detector output intensity changed from 10% to 90%



Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

Contrast ratio (CR) = Luminance measured when LCD on the "White" state Luminance measured when LCD on the "Black" state

Note 5: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (reference the picture in below). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity (U) = Lmin/Lmax x100%

L = Active area length

W = Active area width



Fig 10.3. Definition of uniformity

Note 6: Definition of color chromaticity (CIE 1931) Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

11.1. TFT LCD MODULE

Pin No.	Symbol	Description
1	VLED+	LED Anode
2	VLED+	LED Anode
3	VGH	Positive power for TFT
4	VGL	Negative power for TFT
5	UPDN	Gate up or down scan control. UPDN = "L", STV2 output vertical start pulse and UD pin output logical "L" to Gate driver. (default) UPDN = "H", STV1 output vertical start pulse and UD pin output logical "H" to Gate driver
6	SHLR	Source right or left sequence control. SHLR = "L", shift left: last data = S1 \leftarrow S2 \leftarrow S3 \leftarrow S1536 = first data. SHLR = "H", shift right: first data = S1 \rightarrow S2 \rightarrow S3 \rightarrow S1536 = last data.(default)
7	VLED-	LED Cathode
8	VLED-	LED Cathode
9	AVDD	Analog power
10	GND	Digital ground
11	D3P	MIPI data input.
12	D3N	MIPI data input.
13	GND	Digital ground
14	D2P	MIPI data input.
15	D2N	MIPI data input.
16	GND	Digital ground
17	CLKP	MIPI clock input
18	ÇLKN	MIPI clock input
19	GND	Digital ground
20	D1P	MIPI data input.
21	D1N	MIPI data input.
22	GND	Digital ground
23	D0P	MIPI data input.
24	D0N	MIPI data input.
25	GND	Digital ground

26	STBYB	Standby mode. STBYB = "H",normal operation(default) STBYB = "L", timing controller, source driver will turn off, all output are GND.
27	RESET	Global reset pin. Active Low to enter Reset State. Normally pull high. Connecting with an RC reset circuit for stability.
28	VDD (1.8V)	Digital power
29	VDD (1.8V)	Digital power
30	VCOMI	Common voltage

11.2. CTP PIN Definition

Pin	Symbol	Function	Remark
1	USB_VSS	System ground	
2	USB_VDD 5V	Power supply	
3	USB_D+	Data +	
4	USB_D-	Data -	
5	VSS	System ground	
6	SDA	I2C data input and output	
7	SCL	I2C clock input	
8	RST	External Reset, Low is active	
9	INT	External interrupt to the host	
10	VDDT 3.3	Power supply	

Note: Interface can support both USB and I2C,USB is main function Note 2 : Connect VSS(USB_VSS) of CTP wtih TFT GND

12.Reliability

Content of Reliability Test (Wide temperature, -20 $^\circ\!\mathrm{C}$ ~70 $^\circ\!\mathrm{C}$)

Environmental Test						
Test Item	Content of Test	Test Condition	Note			
High Temperature storage	Endurance test applying the high storage temperature for a long time.	80℃ 200hrs	2			
Low Temperature storage	Endurance test applying the low storage temperature for a long time.	-30℃ 200hrs	1,2			
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70℃ 200hrs				
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20℃ 200hrs	1			
High Temperature/ Humidity Operation	The module should be allowed to stand at 60° C ,90%RH max	60℃,90%RH 96hrs	1,2			
Thermal shock resistance	The sample should be allowed stand the following 10 cycles of operation -20°C 25°C 70°C 30min 5min 30min 1 cycle	-20℃/70℃ 10 cycles				
Vibration test	Endurance test applying the vibration during transportation and using.	Total fixed amplitude : 1.5mm Vibration Frequency : 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes	3			
Static electricity test	Endurance test applying the electric stress to the terminal.	VS= \pm 600V(contact), \pm 800v(air), RS=330Ω CS=150pF 10 times	 			

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.

Note3: The packing have to including into the vibration testing.

13.Touch Panel Information





15.Initial Code For Reference

command: regw(0xB2,0x10); //Panel Control Register NW/2 Lanes // 0x30=4LANE // 0x20=3LANE // 0x10=2LANE

regw(0x80,0x5B); //Gamma Control Register G2R/G1R regw(0x81,0x47); //Gamma Control Register G4R/G3R regw(0x82,0x84); //Gamma Control Register G6R/G5R regw(0x83,0x88); //Gamma Control Register G8R/G7R regw(0x84,0x88); //Gamma Control Register G10R/G9R regw(0x85,0x23); //Gamma Control Register G12R/G11R regw(0x86,0xB6); //Gamma Control Register G14R/G13R

* Use MIPI Short Packet (0x15) To Write Command and Parameter



winstar LCM Sample Estimate Feedback Sheet Module Number : Page: 1 1 • Panel Specification : 1. Panel Type : □ Pass □ NG , 2. View Direction : □ Pass □ NG , □ NG ,_____ 3. Numbers of Dots : □ Pass □ NG ,_____ 4. View Area : □ Pass □ NG ,_____ 5. Active Area : □ Pass 6. Operating □ NG ,_____ □ Pass 7. Storage Temperature : □ NG , ____ 8. Others : 2 · Mechanical 1. PCB Size : - Pass □ NG, 2. Frame Size : □ Pass D NG 3. Material of Frame : □ NG , - Pass 4. Connector Position : □ Pass □ NG , 5. Fix Hole Position : - Pass □ NG . 🗆 NG ,_____ 6. Backlight Position : □ Pass 7. Thickness of PCB : 🗅 NG ,_____ □ Pass 8. Height of Frame to □ Pass 🗆 NG ,_____ 9. Height of Module : 🗆 NG ,____ 🗆 NG ,_____ 10. Others : Pass 3 · <u>Relative Hole Size</u> : 1. Pitch of Connector : Pass □ NG , 2. Hole size of Connector : Pass 🗆 NG ,_____ 3. Mounting Hole size : □ Pass 🗆 NG ,_____ 4. Mounting Hole Type : □ NG ,_____ - Pass 5. Others : □ NG ,_____ □ Pass 4 · Backlight Specification : 1. B/L Type : 🗆 NG ,_____ □ Pass 2. B/L Color : □ Pass □ NG , 3 B/L Driving Voltage (Reference for LED □ Pass □ NG , _____ 4. B/L Driving Current : □ Pass □ NG ,_____ 5. Brightness of B/L : □ Pass □ NG ,____ 6. B/L Solder Method : □ NG ,_____ – Pass 7. Others : □ Pass □ NG ,





6 • <u>Summary</u> :

Sales signature : _____ Customer Signature : _

<u>Date: / /</u>

WF101JTYAHMNB0#