UNISONIC TECHNOLOGIES CO., LTD

NE555

LINEAR INTEGRATED CIRCUIT


SINGLE TIMER

DESCRIPTION

The UTC NE555 is a highly stable timer integrated circuit. It can be operated in both Astable and Monostable mode. With monostable operation, the time delay is precisely controlled by one external and one capacitor. With a stable operation as an oscillator the frequency and duty cycle are both accurately controlled with two external resistors and one capacitor.


FEATURES

- * High current driver capability (=200mA).
- * Adjustable duty cycle.
- * Timing from µs to hours.
- * Turn off time less than 2µs.
- * Operates in both astable and monostable modes.




ORDERING INFORMATION

Ordering Number		Dookomo	Dooking	
Lead Free	Halogen Free	Package	Packing	
NE555L-D08-T	NE555G-D08-T	DIP-8	Tube	
NE555L-S08-R	NE555G-S08-R	SOP-8	Tape Reel	
NE555L-P08-R	NE555G-P08-R	TSSOP-8	Tape Reel	




MARKING




www.unisonic.com.tw 1 of 7

■ PIN CONFIGURATION



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

PARAMETER		SYMBOL	RATINGS	UNIT
Supply Voltage		V _{CC}	16	V
	DIP-8		720	mW
Power Dissipation	SOP-8	P_{D}	600	mW
	TSSOP-8		420	mW
Junction Temperature		TJ	+150	°C
Operating Temperature		T _{OPR}	-20 ~ +85	°C
Storage Temperature		T _{STG}	-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ ELECTRICAL CHARACTERISTICS (V_{CC}=5 ~ 15V, T_A=25°C, unless otherwise specified.)


PARAMETER	₹	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage		V_{CC}		4.5		16	V
Supply Current (Note 1)		I _{CC}	V _{CC} =5V, R _L =∞		3	6	mA
			V _{CC} =15V, R _L =∞		7.5	15	mA
Initial Accurary (Note 2)	Monostable	Accur	D 41, 4001-0		1.0	3.0	%
	Astable		$R_A=1k \sim 100k\Omega$		2.25		%
Drift with Temperature	Monostable	Δt/ΔΤ	C=0.1μF		50		ppm/°C
	Astable				150		ppm/°C
Drift with Supply Voltage	Monostable	Δt/ΔV _{CC}			0.1	0.5	%/V
	Astable				0.3		%/V
01.17/1/6			V _{CC} =15V	9.0	10.0	11.0	V
Control Voltage		V _C	V _{CC} =5V	2.6	3.33	4.0	V
Throshold Voltage		1/	V _{CC} =15V		10.0		V
Threshold Voltage		V_{TH}	V _{CC} =5V		3.33		V
Threshold Current (Note 3)		I _{TH}			0.1	0.25	μA
Trigger \/oltoge		V_{TR}	V _{CC} =5V	1.1	1.67	2.2	V
Trigger Voltage			V _{CC} =15V	4.5	5	5.6	V
Trigger Current		I _{TR}	V _{TR} =0		0.01	2.0	μΑ
Reset Voltage		V_{RST}		0.4	0.7	1.0	V
Reset Current		I _{RST}			0.1	0.4	mA
			V _{CC} =15V				
			I _{SINK} =10mA		0.06	0.25	V
Low Output Voltage	Low Output Voltage		I _{SINK} =50mA		0.3	0.75	V
			V _{CC} =5V				
			I _{SINK} =5mA		0.05	0.35	V
High Output Voltage		V _{OH}	V _{CC} =15V				
			I _{SOURCE} =200mA		12.5		V
			I _{SOURCE} =100mA	12.75	13.3		V
			V _{CC} =5V, I _{SOURCE} =100mA	2.75	3.3		V
Rise Time of Output		t _R			100		ns
Fall Time of Output		t _F			100		ns
Discharge Leakage Current		I_{LKG}			20	100	nA

Notes: 1. Supply current when output high typically 1mA less at V_{CC} =5V.

^{2.} Tested at V_{CC} =5.0V and V_{CC} =15V.

^{3.} This will determine the maximum value of R_A+R_B for 15V operation, The maximum total is $R=20M\Omega$, and for 5V operation the maximum total is $R=6.7M\Omega$.

■ TYPICAL APPLICATION CIRCUIT



■ TYPICAL APPLICATION NOTES

The application circuit shows a stable mode configuration.

Pin 6 (Threshold) is tied to Pin 2 (Trigger) and Pin 4 (reset) is tied to V_{CC} (Pin 8). The external capacitor C1 of Pin 6 and Pin 2 charges through R_A , R_B and dischages through R_B only. In the internal circuit of UTC **NE555N** , one input of the upper comparator is at voltage of $2/3V_{CC}$ (R1=R2=R3),another input is connected to Pin 6.As soon as C1 is charging to higher than $2/3V_{CC}$, transistor Q1 is turned ON and discharge C1 to collector voltage of transistor Q1. Therefore, the flip-flop circuit is reset and output is low. One input of lower comparator is at voltage of $1/3V_{CC}$, discharge transistor Q1 turn off and C1 charges through RA and RB. Therefore, the flip-flop circuit is set output high.

That is, when C1 charges through R_A and R_B , output is high and when C1 discharge through R_B ,output is low. The charge time(output is high) t1 is 0.693(R_A+R_B) C1 and the discharge time (output is low) T2 is 0.693 $R_B\times$ C1.

$$\ln \frac{V_{\text{CC}} - \frac{1}{3}V_{\text{CC}}}{V_{\text{CC}} - \frac{2}{3}V_{\text{CC}}} = 0.693$$

 $T1=0.693\times(R_A+R_B)\times C1$

Thus the total period time T is given by $T=T1+T2=0.693(R_A+2R_B)\times C1$.

T2=0.693×R_B×C1


Then the frequency of astable mode is given by


$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) \times C1}$$


The duty cycle is given by


$$D.C. = \frac{T2}{T} = \frac{R_B}{R_A + 2R_B}$$


TYPICAL CHARACTERISTICS











UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.