

RE46C195

CMOS Low-Voltage Photoelectric Smoke Detector ASIC with Interconnect and Timer Mode

Features

- · Two AA Battery Operation
- · Low Quiescent Current Consumption
- · Local Alarm Memory
- · Interconnect up to 40 Detectors
- · Nine-Minute Timer for Sensitivity Control
- Temporal Horn Pattern
- · Internal Low Battery and Chamber Test
- · All-Internal Oscillator
- · Internal Infrared Emitter Diode (IRED) Driver
- · Adjustable IRED Drive Current
- Adjustable Hush Sensitivity
- · Two percent Low Battery Set Point
- Pin-for-Pin Compatible with RE46C190/191

General Description

The RE46C195 is a low-power, low-voltage CMOS photoelectric-type smoke detector IC. With minimal external components, this circuit provides all the required features for a photoelectric-type smoke detector.

The design incorporates a gain-selectable photo amplifier for use with an infrared emitter/detector pair.


To keep the standby current to a minimum, an internal oscillator strobes power to the smoke detection circuitry every 10 seconds. If smoke is sensed, the detection rate is increased to verify an Alarm condition. A High Gain mode is available for push button chamber testing.

A check for a Low Battery condition is performed every 86 seconds, and the chamber integrity is tested once every 43 seconds when in Standby. The temporal horn pattern supports the NFPA 72 emergency evacuation signal.


An interconnect pin allows multiple detectors to be connected such that, when one unit alarms, all units sound.

An internal nine-minute timer can be used for a Reduced Sensitivity mode.


Package Types



Typical Block Diagram



Typical Battery Application



Note 1: C2 is located as close as possible to the device power pins. C1 is located closest to VSS.

- 2: R3, R4, and C5 are typical values and may be adjusted to maximize sound pressure.
- 3: DC-DC converter in High Boost mode (nominal $V_{BST} = 9.6V$) can draw current pulses of greater than 1A and is very sensitive to series resistance. Critical components of this resistance are the inductor DC resistance, the internal resistance of the battery, and the resistance in the connections from the inductor to the battery, from the inductor to the LX pin and from the V_{SS} pin to the battery. To function properly under full load at $V_{DD} = 2V$, the total of the inductor and interconnect resistances must not exceed 0.3Ω . The internal battery resistance must not be more than 0.5Ω , and a low ESR capacitor of 10 μ F or more must be connected in parallel with the battery to average the current draw over the boost converter cycle.
- **4:** Schottky diode D1 must have a maximum peak current rating of at least 1.5A. For best results, it must have a forward voltage specification of less than 0.5V at 1A and low reverse leakage.
- 5: Inductor L1 must have a maximum peak current rating of at least 1.5A.

1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings[†]

Supply Voltage	VDD = 5.5V; VBST = 13V
Input Voltage Range Except FEED and TEST	VIN = -0.3V to VDD + 0.3V
FEED Input Voltage Range	VINFD = -10 to +22V
TEST Input Voltage Range	VINTEST = -0.3V to VBST + 0.3V
LX Voltage	VLX = -0.3V to 13V
Maximum IRCAP Voltage	VIRCAP = 5.5V
Input Current except FEED	IIN = 10 mA
Continuous Operating Current (HS, HB, and VBST)	IO = 40 mA
Continuous Operating Current (IRED)	IOIR = 300 mA
Storage Temperature	TSTG = -55 to +125°C
ESD Human Body Model	VHBM = 2 kV
ESD Machine Model	VMM = 175V

[†] Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

1.2 Electrical Specifications

DC ELECTRICAL CHARACTERISTICS

DC Electrical Characteristics: Unless otherwise indicated, all parameters apply at $T_A = -10$ to $+60^{\circ}$ C, $V_{DD} = 3$ V, $V_{BST} = 4.2$ V, Typical Application (unless otherwise noted) (**Note 1, Note 2, Note 3**)

551 7 71 11 (7(222 7 222 7 222 7							
Parameter	Symbol	Test Pin	Min.	Тур.	Max.	Units	Conditions
Supply Voltage	V_{DD}	3	2.0	_	5.0	V	Operating
Supply Current	I _{DD1}	3	_	1	2	μA	Standby, Inputs low, No loads, Boost off, No smoke check
Standby Boost Current	I _{BST1}	15	_	100	_	nA	Standby, Inputs low, No loads, Boost off, No smoke check
IRCAP Supply Current	I _{IRCAP}	11	_	500	_	μΑ	During smoke check
Boost Voltage	V _{BST1}	15	3.0	3.6	4.2	V	IRCAP charging for smoke check, GLED operation, I _{OUT} = 40 mA
	V _{BST2}	15	8.5	9.6	10.7	V	No Local Alarm, RLED Operation, I _{OUT} = 40 mA, IO as an input

- **Note 1:** Wherever a specific V_{BST} value is listed under test conditions, the V_{BST} is forced externally with the inductor disconnected and the DC-DC converter NOT running.
 - 2: Typical values are for design information only.
 - **3:** Limits over the specified temperature range are not production tested and are based on characterization data. Unless otherwise stated, production test is at room temperature with guardbanded limits.
 - 4: Not production tested.

DC ELECTRICAL CHARACTERISTICS (CONTINUED)

DC Electrical Characteristics: Unless otherwise indicated, all parameters apply at $T_A = -10$ to +60°C, $V_{DD} = 3V$, $V_{BST} = 4.2V$, Typical Application (unless otherwise noted) (**Note 1, Note 2, Note 3**)

Parameter	Symbol	Test Pin	Min.	Тур.	Max.	Units	Conditions
Input Leakage	I _{INOP}	6	-200	_	200	pА	IRP = V _{DD} or V _{SS}
		7	-200	_	200	pА	IRN = V _{DD} or V _{SS}
	I _{IHF}	10	_	20	50	μΑ	FEED = 22V, V _{BST} = 9V
	I _{ILF}	10	-50	-15	_	μA	FEED = -10V, V _{BST} = 10.7V
Input Voltage Low	V _{IL1}	10	_	_	2.7	V	FEED, V _{BST} = 9V
	V_{IL2}	12	_	_	800	mV	No Local Alarm, IO as an input
Input Voltage High	V _{IH1}	10	6.2	_	_	V	FEED, V _{BST} = 9V
	V _{IH2}	12	2.0	_	_	V	No Local Alarm, IO as an input
IO Hysteresis	V _{HYST1}	12	_	150	_	mV	
Input Pull-Down	I _{PD1}	4,5	3	10	30	μA	$V_{IN} = V_{DD}$
Current	I _{PDIO1}	12	20	_	80	μA	$V_{IN} = V_{DD}$
	I _{PDIO2}	12	_	_	140	μA	V _{IN} = 15V
Output Voltage Low	V _{OL1}	13,14	_	_	500	mV	I _{OL} = 16 mA, V _{BST} = 9V
	V _{OL2}	8	_	_	300	mV	I _{OL} = 10 mA, V _{BST} = 9V
	V _{OL3}	9	_	_	300	mV	I_{OL} = 10 mA, V_{BST} = 3.6V
Output High Voltage	V _{OH1}	13,14	8.5	_	1	V	I _{OL} = 16 mA, V _{BST} = 9V
Output Current	I _{IOH1}	12	-4	-5	1	mA	Alarm, $V_{IO} = 3V$ or $V_{IO} = 0V$, $V_{BST} = 9V$
	I _{IODMP}	12	5	15	_	mA	At conclusion of Local Alarm or Test, V _{IO} = 1V
	I _{IRED50}	2	45	50	55	mA	IRED on, V_{IRED} = 1V, V_{BST} = 5V, IRCAP = 5V, (50 mA option selected, T_A = 27°C)
	I _{IRED100}	2	90	100	110	mA	IRED on, V _{IRED} = 1V, V _{BST} = 5V, IRCAP = 5V, (100 mA option selected, T _A = 27°C)
	I _{IRED150}	2	135	150	165	mA	IRED on, V _{IRED} = 1V, V _{BST} = 5V, IRCAP = 5V, (150 mA option selected, T _A = 27°C)
	I _{IRED200}	2	180	200	220	mA	IRED on, V _{IRED} = 1V, V _{BST} = 5V, IRCAP = 5V, (200 mA option selected, T _A = 27°C)

Note 1: Wherever a specific V_{BST} value is listed under test conditions, the V_{BST} is forced externally with the inductor disconnected and the DC-DC converter NOT running.

^{2:} Typical values are for design information only.

^{3:} Limits over the specified temperature range are not production tested and are based on characterization data. Unless otherwise stated, production test is at room temperature with guardbanded limits.

^{4:} Not production tested.

RE46C195

DC ELECTRICAL CHARACTERISTICS (CONTINUED)

DC Electrical Characteristics: Unless otherwise indicated, all parameters apply at $T_A = -10$ to $+60^{\circ}$ C, $V_{DD} = 3$ V, $V_{BST} = 4.2$ V, Typical Application (unless otherwise noted) (**Note 1, Note 2, Note 3**)

Parameter	Symbol	Test Pin	Min.	Тур.	Max.	Units	Conditions
IRED Current Temperature Coefficient	TC _{IRED}		1	0.5	_	%/°C	V _{BST} = 5V, IRCAP = 5V (Note 4)
Low Battery Alarm Voltage	V _{LB1}	3	2.05	2.1	2.15	V	Falling Edge, 2.1V nominal selected
	V _{LB2}	3	2.15	2.2	2.25	V	Falling Edge, 2.2V nominal selected
	V _{LB3}	3	2.25	2.3	2.35	V	Falling Edge, 2.3V nominal selected
	V_{LB4}	3	2.35	2.4	2.45	V	Falling Edge, 2.4V nominal selected
	V_{LB5}	3	2.45	2.5	2.55	V	Falling Edge, 2.5V nominal selected
	V _{LB6}	3	2.55	2.6	2.65	V	Falling Edge, 2.6V nominal selected
	V _{LB7}	3	2.65	2.7	2.75	V	Falling Edge, 2.7V nominal selected
	V_{LB8}	3	2.75	2.8	2.85	V	Falling Edge, 2.8V nominal selected
Low Battery Hysteresis	V _{LBHYST}	3	_	100	_	mV	
IRCAP Turn-On Voltage	V _{TIR1}	11	3.6	4.0	4.4	V	Falling Edge, V _{BST} = 5V, I _{OUT} = 20 mA
IRCAP Turn-Off Voltage	V _{TIR2}	11	4.0	4.4	4.8	V	Rising Edge, V _{BST} = 5V, I _{OUT} = 20 mA

Note 1: Wherever a specific V_{BST} value is listed under test conditions, the V_{BST} is forced externally with the inductor disconnected and the DC-DC converter NOT running.

^{2:} Typical values are for design information only.

^{3:} Limits over the specified temperature range are not production tested and are based on characterization data. Unless otherwise stated, production test is at room temperature with guardbanded limits.

^{4:} Not production tested.

AC ELECTRICAL CHARACTERISTICS

AC Electrical Characteristics: Unless otherwise indicated, all parameters apply at $T_A = -10^\circ$ to $+60^\circ$ C, $V_{DD} = 3V$, $V_{BST} = 4.2V$, Typical Application (unless otherwise noted) (**Note 1** to **Note 4**).

V _{BST} = 4.2V, Typical Application (unless otherwise noted) (Note 1 to Note 4).								
Parameter	Symbol	Test Pin	Min.	Тур.	Max.	Units	Conditions	
Time Base								
Internal Clock Period	T _{PCLK}	_	9.80	10.4	11.0	ms	PROGSET, IO = high	
RLED Indicator						_		
On Time	T _{ON1}	8	9.80	10.4	11.0	ms	Operating; LBSEL = 0	
	T _{ON2}	8	2.45	2.6	2.75	ms	Operating; LBSEL = 1	
Standby Period	T _{PLED}	8	320	344	368	S	Standby, no alarm	
Local Alarm Period	T _{PLED2A}	8	470	500	530	ms	Local Alarm condition with temporal horn pattern	
Hush Timer Period	T _{PLED4}	8	10	10.7	11.4	S	Timer mode, no local alarm	
External Alarm Period	T _{PLED0}	8	LE	ED IS NOT	NC	s	Remote Alarm only	
GLED Indicator								
On Time	T _{ON2}	9	9.8	10.4	11.0	ms	Operating	
Latched Alarm Period	T _{PLED3}	9	40	43	46	s	Latched Alarm Condition, LED enabled	
Latched Alarm Pulse Train (3x) Off Time	T _{OFLED}	9	1.25	1.33	1.41	s	Latched Alarm Condition, LED enabled	
Latched Alarm LED Enabled Duration	T _{LALED}	9	22.4	23.9	25.3	Hours	Latched Alarm Condition, LED enabled	
Smoke Check								
Smoke Test Period	T _{PER0A}	2	10	10.7	11.4	s	Standby, No alarm	
with Temporal Horn Pattern	T _{PER1A}	2	1.88	2.0	2.12	S	Standby (after one valid smoke sample)	
	T _{PER2A}	2	0.94	1.0	1.06	s	Standby (after two consecutive valid smoke samples)	
	T _{PER3A}	2	0.94	1.0	1.06	S	Local Alarm (after three consecutive valid smoke samples)	
	T _{PER4A}	2	235	250	265	ms	Push button test, >1 chamber detections	
			313	333	353	ms	Push button test, No chamber detections	
	T _{PER5A}	2	7.5	8.0	8.5	s	In Remote Alarm	
Chamber Test Period	T _{PCT1}	2	40	43	46	S	Standby, no alarm	

- **Note 1:** See timing diagram for Horn Pattern (Figure 5-2).
 - 2: T_{PCLK} and T_{IRON} are 100% production tested. All other AC parameters are verified by functional testing.
 - **3:** Typical values are for design information only.
 - **4:** Limits over the specified temperature range are not production tested and are based on characterization data.

RE46C195

AC ELECTRICAL CHARACTERISTICS (CONTINUED)

AC Electrical Characteristics: Unless otherwise indicated, all parameters apply at $T_A = -10^\circ$ to +60°C, $V_{DD} = 3V$, $V_{BST} = 4.2V$, Typical Application (unless otherwise noted) (Note 1 to Note 4).

V _{BST} = 4.2V, Typical Application (unless otherwise noted) (Note 1 to Note 4).										
Parameter	Symbol	Test Pin	Min.	Тур.	Max.	Units	Conditions			
Low Battery										
Low Battery Sample	T _{PLB1}	3	320	344	368	s	RLED on			
Period	T _{PLB2}	3	80	86	92	s	RLED off			
Horn Operation										
Low Battery Horn Period	T _{HPER1}	13	40	43	46	S	Low Battery, No alarm			
Chamber Fail Horn Period	T _{HPER2}	13	40	43	46	s	Chamber failure			
Low Battery Horn On Time	T _{HON1}	13	9.8	10.4	11.0	ms	Low Battery, No alarm			
Chamber Fail Horn On Time	T _{HON2}	13	9.8	10.4	11.0	ms	Chamber failure			
Chamber Fail Off Time	T _{HOF1}	13	305	325	345	ms	Failed chamber, No alarm, 3x chirp			
Alarm On Time with Temporal Horn Pattern	T _{HON2A}	13	470	500	530	ms	Local or Remote Alarm (Note 1)			
Alarm Off Time with Temporal Horn	T _{HOF2A}	13	470	500	530	ms	Local or Remote Alarm (Note 1)			
Pattern	T _{HOF3A}	13	1.4	1.5	1.6	S	Local or Remote Alarm (Note 1)			
Push-to-Test (PTT) Alarm Memory On Time	T _{HON4}	13	9.8	10.4	11.0	ms	Alarm memory active, PTT			
PTT Alarm Memory Horn Period	T _{HPER4}	13	235	250	265	ms	Alarm memory active, PTT			
Interconnect Signal	Operation	(IO)								
IO Active Delay	T _{IODLY1}	12	_	0	_	S	From start of Local Alarm to IO active			
Remote Alarm Delay with Temporal Horn Pattern	T _{IODLY2A}	12	0.780	1.00	1.25	S	No Local Alarm, from IO active to alarm			
IO Charge Dump Duration	T _{IODMP}	12	1.23	1.31	1.39	S	At conclusion of Local Alarm or test			
IO Filter	T _{IOFILT}	12		_	313	ms	Standby, no alarm			
Hush Timer Operation										
Hush Timer Period	T _{TPER}	_	8.0	8.6	9.1	Min	No alarm			
Low Battery Hush Timer Period	T _{TPERLB}	_	7.73	8.22	8.71	Hours	No alarm			
EOL		'								
End-of-Life Age Sample	T _{EOL}	_	314	334	354	Hours	EOL Enabled, Standby			

- Note 1: See timing diagram for Horn Pattern (Figure 5-2).
 - 2: T_{PCLK} and T_{IRON} are 100% production tested. All other AC parameters are verified by functional testing.
 - **3:** Typical values are for design information only.
 - **4:** Limits over the specified temperature range are not production tested and are based on characterization data.

AC ELECTRICAL CHARACTERISTICS (CONTINUED)

AC Electrical Characteristics: Unless otherwise indicated, all parameters apply at $T_A = -10^\circ$ to +60°C, $V_{DD} = 3V$, $V_{BST} = 4.2V$, Typical Application (unless otherwise noted) (**Note 1** to **Note 4**).

BO1 / / /							
Parameter	Symbol	Test Pin	Min.	Тур.	Max.	Units	Conditions
Detection							
IRED On Time	T _{IRON}	2	_	100	_	μs	Prog Bits 32,33 = 1,1
		2	_	200	_	μs	Prog Bits 32,33 = 0,1
		2	_	300	_	μs	Prog Bits 32,33 = 1,0
		2	_	400	_	μs	Prog Bits 32,33 = 0,0

- Note 1: See timing diagram for Horn Pattern (Figure 5-2).
 - 2: T_{PCLK} and T_{IRON} are 100% production tested. All other AC parameters are verified by functional testing.
 - **3:** Typical values are for design information only.
 - **4:** Limits over the specified temperature range are not production tested and are based on characterization data.

TEMPERATURE SPECIFICATIONS

Electrical Specifications: All limits specified for $V_{DD} = 3V$, $V_{BST} = 4.2V$, and $V_{SS} = 0V$, except where noted in the Electrical Characteristics.

Electrical Charactericase.									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Temperature Ranges									
Operating Temperature Range	T _A	-10	_	+60	°C				
Storage Temperature Range	T _{STG}	-55		+125	°C				
Thermal Package Resistances									
Thermal Resistance, 16L-SOIC (150 mil.)	θ_{JA}		86.1	_	°C/W				

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

RE46C195 SOIC	Symbol	Function
1	V _{SS}	Connects to the negative supply voltage.
2	IRED	Provides a regulated and programmable pulsed current for the infrared emitter diode.
3	V_{DD}	Connects to the positive supply or battery voltage.
4	TEST	This input is used to invoke test modes and the Timer mode. This input has an internal pull-down.
5	TEST2	Test input for Test and programming modes. This input has an internal pull-down.
6	IRP	Connects to the anode of the photo diode.
7	IRN	Connects to the cathode of the photo diode.
8	RLED	An open-drain NMOS output used to drive a visible LED. This pin provides load current for the low battery test and is a visual indicator for Alarm and Hush modes.
9	GLED	An open-drain NMOS output used to drive a visible LED to provide visual indication of an Alarm Memory condition.
10	FEED	Usually connected to the feedback electrode through a current limiting resistor. If not used, this pin must be connected to V_{DD} or V_{SS} .
11	IRCAP	Used to charge and monitor the IRED capacitor.
12	Ю	This bidirectional pin provides the capability to interconnect many detectors in a single system. This pin has an internal pull-down device and a charge dump device.
13	HB	This pin is connected to the metal electrode of a piezoelectric transducer.
14	HS	This pin is a complementary output to HB. It is connected to the ceramic electrode of the piezoelectric transducer.
15	V _{BST}	Boosted voltage produced by DC-DC converter.
16	LX	An open-drain NMOS output used to drive the boost converter inductor. The inductor must be connected from this pin to the positive supply through a low-resistance path.

3.0 DETAILED DESCRIPTION

3.1 Standby Internal Timing

The internal oscillator is trimmed to $\pm 6\%$ tolerance. Once every 10 seconds, the boost converter is powered up, the IRCAP is charged from V_{BST}, and the detection circuitry is active for 3 ms. Prior to completion of the 3 ms period, the IRED pulse is active for a user-programmable duration of 100-400 μ s. During this IRED pulse, the photo diode current is integrated and then digitized. The result is compared to a limit value stored in EEPROM during calibration to determine the photo chamber status. If a Smoke condition is present, the period to the next detection decreases and additional checks are made.

3.2 Smoke Detection Circuitry

The digitized photo amplifier integrator output is compared to the stored limit value at the conclusion of the IRED pulse period. The IRED drive is all internal and both the period and current are user programmable. Three consecutive smoke detections cause the device to go into Alarm mode and activate the horn and interconnect circuits. In Alarm mode, the horn is driven at the high boost voltage level, which is regulated based on an internal voltage reference and results in consistent audibility over battery life. RLED turns on for 10 ms at a 2 Hz rate. In Local Alarm mode, the integration limit is internally decreased to provide alarm hysteresis. The integrator has two separate gain settings:

- · Normal and Hysteresis
- Chamber Test and Push-to-Test Reduced Sensitivity (Hush)

There are four separate sets of alarm limits, which are all user programmable:

- Normal Detection
- Hysteresis
- Hush
- · Chamber Test and PTT modes

In addition, there are user-selectable integrator gain settings to optimize detection levels (see Table 4-1).

3.3 Supervisory Tests

Once every 86 seconds, the status of the battery voltage is checked by enabling the boost converter for 10 ms and comparing a fraction of the V_{DD} voltage to an internal reference. In each period of 344 seconds, the battery voltage is checked four times. Three checks are unloaded and one check is performed with the RLED enabled, which provides a battery load. The High Boost mode is active only for the loaded low battery test. If the low battery test fails, the horn pulses on for 10 ms every 43 seconds and continues to pulse until the failing condition passes.

As an option, a Low Battery Silence mode can be invoked. If a Low Battery condition exists and the TEST input is driven high, the RLED turns on. If the TEST input is held for more than 0.5 seconds, the unit enters the PTT operation described in **Section 3.4** "Push-to-Test Operation (PTT)". After the TEST input is driven low, the unit enters the Low Battery Hush mode and the 10 ms horn pulse is silenced for eight hours. The activation of the test button also initiates the nine-minute Reduced Sensitivity mode described in **Section 3.6** "Reduced Sensitivity Mode". After eight hours, the audible indication resumes if the Low Battery condition still exists.

Once every 43 seconds, the chamber test is activated, and the chamber test limits are internally selected. The chamber is checked by amplifying background reflections. The Low Boost mode is used for the chamber test.

If two consecutive chamber tests fail, the horn pulses on for 10 ms three times, with the pulses separated by 330 ms every 43 seconds. The horn continues to pulse until the failing condition passes.

Each of the two supervisory test audible indicators is separated by approximately 20 seconds.

3.4 Push-to-Test Operation (PTT)

When the TEST input pin is activated (V_{IH}), the smoke detection rate increases to once every 250 ms after one internal clock cycle. In PTT, background reflections are used to simulate a Smoke condition. After the required three consecutive detections, the device goes into a Local Alarm condition. When the TEST input is driven low (V_{IL}), the photo amplifier Normal Gain is selected after one clock cycle. The detection rate continues at once every 250 ms until three consecutive No-Smoke conditions are detected. At this point, the device returns to standby timing. In addition, after the TEST input goes low, the device enters the Hush mode (see Section 3.6 "Reduced Sensitivity Mode").

3.5 Interconnect Operation

The bidirectional IO pin allows the interconnection of multiple detectors. In a Local Alarm condition, this pin is driven high (High Boost) immediately through a constant current source. Shorting this output to ground does not cause excessive current. The IO is ignored as input during a Local Alarm.

The IO pin also has an NMOS discharge device that is active for 1.3 seconds after the conclusion of any type of Local Alarm. This device helps quickly discharge any capacitance associated with the interconnect line.

If a remote, active-high signal is detected, the device goes into Remote Alarm and the horn becomes active. RLED is off, indicating a Remote Alarm condition. Internal protection circuitry allows the signaling unit to have a higher supply voltage than the signaled unit, without excessive current draw.

The interconnect input has a 336 ms nominal digital filter. This allows the interconnection to other types of alarms (carbon monoxide, for example) that may have a pulsed interconnect signal.

3.6 Reduced Sensitivity Mode

A Reduced Sensitivity or Hush mode is initiated by activating the TEST input (V_{IH}). If the TEST input is activated during a Local Alarm, the unit is immediately reset out of the alarm condition and the horn is silenced. When the TEST input is deactivated (V_{IL}), the device enters into a nine-minute nominal Hush mode. During this period, the hush integration limit is selected. The hush gain is user programmable. In Reduced Sensitivity mode, the RLED flashes for 10 ms every 10 seconds to indicate that the mode is active. As an option, Hush mode is canceled if any of the following conditions exist:

- Reduced sensitivity threshold is exceeded (high smoke level)
- · An interconnect alarm occurs
- · TEST input is activated again

3.7 Local Alarm Memory

An Alarm Memory feature allows easy identification of any unit that had previously been in a Local Alarm condition. If a detector has entered a Local Alarm, the Alarm Memory latch is set when it exits that Local Alarm. Initially, the GLED can be used to visually identify any unit that had previously been in a Local Alarm condition. The GLED flashes three times, spaced 1.3 seconds apart; this pattern repeats every 43 seconds. The duration of the flash is 10 ms. To preserve battery power, this visual indication stops after a period of 24 hours. The user is still able to identify a unit with an active alarm memory by pressing the PTT button. When this button is active, the horn chirps for 10 ms every 250 ms.

If the Alarm Memory condition is set, the Alarm Memory latch is reset any time the PTT button is pressed and released.

The initial 24-hour visual indication is not displayed if a Low Battery condition exists.

3.8 End-of-Life Indicator

As an option, after 14 days of continuous operation, the device reads a stored age count from the EEPROM and increment this count. After 10 years of powered operation, an audible warning occurs indicating that the unit must be replaced. This indicator a sequence of five 10 ms horn pulses, each separated by 330 ms. This indicator is given every 43 seconds. It is separated from the low battery indicator by approximately 20 seconds.

3.9 Chamber Monitor

The Chamber Monitor provides a means of monitoring chamber degradation. During calibration, based on the expected or measured clean air value, a Chamber Monitor Limit must be stored in the CML EE bits.

During normal standby operation, a new clean air value is calculated by making 64 integration measurements every eight hours and calculating an average of these measurements. This average is then compared to the stored value in the CML register. If the average exceeds the CML value, the Chamber Fail Warning is sounded (See 3.3 "Supervisory Tests". Chamber Monitor sampling during Hush, Local Alarm and Remote Alarm conditions.

4.0 USER PROGRAMMING MODES

User programming modes provide the means to configure the RE46C195 for a particular application.

Parametric programming allows the photo amp gain and integration time to be adjusted for the particular application along with the IRED current. Table 4-1 lists the parametric characteristics that can be selected for the application.

TABLE 4-1: PARAMETRIC PROGRAMMING

Parametric Prog	ıramming	Ra	nge	Resolution			
IRED Period		100-4	100-400 μs 100 μs				
IRED Current Sink		50-20	00 mA	50	mA		
Low Battery Detectio	n Voltage	2.1-	2.8V	100	mV		
Photo Detection Limit	ts		Typical Maximum	Input Current (nA)			
		100 µs	200 μs	300 µs	400 µs		
Normal/Hystere-	GF = 1	58	29	19.4	14.5		
sis/Chamber Test	GF = 2	29	14.5	9.6	7.2		
	GF = 3	14.5	7.2	4.8	3.6		
	GF = 4	7.2	3.6	2.4	1.8		
Hush	GF = 1	116	58	38.8	29		
	GF = 2	58	29	19.4	14.5		
	GF = 3	29	14.5	9.6	7.2		
	GF = 4	14.5	7.2	4.8	3.6		

- Note 1: GF is the user-selectable Photo Integration Gain Factor. Once selected, it applies to all modes of operation. For example, if GF = 1 and integration time is selected to be 100 μ s, the ranges are as follows: Normal/Hysteresis/Chamber Test = 58 nA, Hush = 116 n.
 - 2: Nominal measurement resolution in each case is 1/63 of the maximum input range.
 - 3: The same current resolution and ranges apply to the limits.

Features programming allows a number of device performance options to be selected or enabled. These features are listed in Table 4-2. In addition to programming the RE46C195, the user programming modes provide the means to calibrate and test the RE46C195 in its various operating modes.

TABLE 4-2: FEATURES PROGRAMMING

Features	Options
Low Battery Pulse Width Select	2.6 ms or 10.4 ms
Ten-Year End-of-Life Indicator	Enable/Disable
Chamber Monitor	Enable/Disable
Low Battery Hush	Enable/Disable
Hush Options	Option 1: Hush mode is not canceled for any reason. If the test button is pushed during Hush, the unit reverts to Normal Sensitivity to test the unit, but when it comes out of test, it resumes in Hush where it left off.
	Option 2: The Hush mode is canceled if the Reduced Sensitivity threshold is exceeded (high smoke level) and if an external interconnect alarm is signaled. If the test button is pushed during Hush after the test is executed, Hush mode is terminated.

4.1 Calibration and Programming Procedures

Thirteen separate programming and test modes are available for user customization. To enter these modes, after power-up, TEST2 must be driven to V_{DD} and held at that level. The TEST input is then clocked to step through the modes. FEED and IO are reconfigured to become test mode inputs, while RLED, GLED and HB become test mode outputs. The test mode functions for each pin are outlined in Table 4-3.

When TEST2 is held at V_{DD} , TEST becomes a tri-state input with nominal input levels at V_{SS} , V_{DD} , and V_{BST} . A TEST clock occurs whenever the TEST input switches from V_{SS} to V_{BST} . The TEST Data column represents the state of TEST when used as a data input, which is either V_{SS} or V_{DD} . The TEST pin can therefore be used as a clock to change modes and a data input once a mode is set. Other pin functions are described in **Section 4.2** "User Selections". V_{BST} is nominally 5V, and V_{DD} is nominally 3V as shown in Figure 4-1.

TABLE 4-3: TEST MODE FUNCTIONS

	ADEL 4-0. TEOT MODE I GNOTIONO										
Mode	Description	TEST Clock	TEST Data	TEST2	FEED	Ю	RLED	GLED	НВ		
	V _{IH}	V_{BST}	V_{DD}	V_{DD}	V _{BST}	V_{DD}			_		
	V _{IL}	V_{SS}	V_{SS}	V _{SS}	V_{SS}	V _{SS}	_	_	_		
T0	Horn Test	0	HornEn	V_{DD}	FEED	Ю	RLED	GLED	НВ		
T1	Low Battery test	1	Not Used	V_{DD}	FEED	LBstrb	RLEDen	GLEDen	LBout		
T2	Photo Gain Factor (2 bits)	2	ProgData	V _{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	НВ		
	Integ. Time (2 bits)	2	ProgData	V_{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	НВ		
	IRED Current (2 bits)	2	ProgData	V_{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	НВ		
	Low Battery Trip (3 bits)	2	ProgData	V_{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	НВ		
	CM Enable (1 bit)	2	ProgData	V _{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	НВ		
	Hush Option (1 bit)	2	ProgData	V _{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	НВ		
	LB Hush Enable (1 bit)	2	ProgData	V_{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	НВ		
	EOL Enable (1 bit)	2	ProgData	V_{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	НВ		
	LB Pulse Select (1 bit)	2	ProgData	V_{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	НВ		
Т3	Norm. Lim. Set (6 bits)	3	Not Used	V _{DD}	CalCLK	IntLat ⁽³⁾	Gamp	IntegOut	SmkComp ⁽¹⁾		

- Note 1: SmkComp (HB) digital comparator output (high if Gamp < IntegOut; low if Gamp > IntegOut).
 - 2: SCMP (HB) digital output representing comparison of measurement value and associated limit. Signal is valid only after MeasEn has been asserted and measurement has been made. (SCMP high if measured value > limit; low if measured value < limit).
 - 3: IntLat (IO) digital input used for two purposes. If FEED is at a high logic level, then a low-to-high transition on IntLat initiates an integration cycle. If FEED is at a low logic level, then a low-to-high transition on IntLat latches the present state of the limits (Gamp level) for later storage. T2 T5 limits are latched but not stored until ProgEn is asserted in T6 mode.
 - **4:** At the end of T6 mode, to store the limits, the IO input must be pulsed twice consecutively with FEED held low. The first pulse latches the data and the second stores it in EEPROM.

TABLE 4-3: TEST MODE FUNCTIONS (CONTINUED)

Mode	Description	TEST Clock	TEST Data	TEST2	FEED	Ю	RLED	GLED	НВ
T4	Hyst. Lim. Set (6 bits)	4	Not Used	V_{DD}	CalCLK	IntLat ⁽³⁾	Gamp	IntegOut	SmkComp ⁽¹⁾
T5	Hush Lim. Set (6 bits)	5	Not Used	V_{DD}	CalCLK	IntLat ⁽³⁾	Gamp	IntegOut	SmkComp ⁽¹⁾
Т6	Ch. Test Lim. Set (6 bits)	6	Not Used	V_{DD}	CalCLK	IntLat ^(3,4) ProgEn 24 bits	Gamp	IntegOut	SmkComp ⁽¹⁾
T7	Serial Read/Write	7	ProgData	V_{DD}	ProgCLK	ProgEn	RLED	GLED	Serial Out
Т8	Ch Monitor Lim Set (6 bits)	8	Not Used	V _{DD}	MeasEn	ProgEn	Gamp	IntegOut	НВ
Т9	Norm. Lim. Check	9	Not Used	V_{DD}	MeasEn	Not Used	Gamp	IntegOut	SCMP ⁽²⁾
T10	Hyst Lim Check	10	Not Used	V_{DD}	MeasEn	Not Used	Gamp	IntegOut	SCMP ⁽²⁾
T11	Hush Lim Check	11	Not Used	V_{DD}	MeasEn	Not Used	Gamp	IntegOut	SCMP ⁽²⁾
T12	Ch Test Lim Check	12	Not Used	V_{DD}	MeasEn	Not Used	Gamp	IntegOut	SCMP ⁽²⁾

- Note 1: SmkComp (HB) digital comparator output (high if Gamp < IntegOut; low if Gamp > IntegOut).
 - 2: SCMP (HB) digital output representing comparison of measurement value and associated limit. Signal is valid only after MeasEn has been asserted and measurement has been made. (SCMP high if measured value > limit; low if measured value < limit).
 - 3: IntLat (IO) digital input used for two purposes. If FEED is at a high logic level, then a low-to-high transition on IntLat initiates an integration cycle. If FEED is at a low logic level, then a low-to-high transition on IntLat latches the present state of the limits (Gamp level) for later storage. T2 T5 limits are latched but not stored until ProgEn is asserted in T6 mode.
 - **4:** At the end of T6 mode, to store the limits, the IO input must be pulsed twice consecutively with FEED held low. The first pulse latches the data and the second stores it in EEPROM.

4.2 User Selections

Prior to smoke calibration, the user must program the functional options and parametric selections. This requires that 14 bits, representing selected values, be clocked in serially using TEST as a data input and FEED as a clock input and then stored in the internal EEPROM.




FIGURE 4-1: Nominal Application Circuit for Programming

The detailed steps are as follows:

- Power up with bias conditions as shown in Figure 4-1. At power-up, TEST = TEST2 = FEED = IO = V_{SS}.
- Drive TEST2 input from V_{SS} to V_{DD} and hold at V_{DD} through Step 5 below.
- 3. Using TEST as data and FEED as clock, shift in values as selected from Register 4-1.

Note: For test mode T2, only 14 bits (bits 30-43) are loaded. For test mode T8, all 44 bits (bits 0-43) are loaded.

The minimum pulse width for FEED is 10 μ s, while the minimum pulse width for TEST is 100 μ s. For example, for the following options, the sequence is:

Data = 0 0 0 1 1 0 0 0 1 0 0 0 0 1 Bit = 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Photo Amp Gain Factor = 1 Integration Time = 200 μ s IRED Current = 100 mA Low Battery Trip = 2.5V

CM, Low Battery Hush and EOL are all disabled

Hush Option = Never Cancel Low Battery Pulse = 2.6 ms

Select

- 4. After shifting in data, pull IO input to V_{DD} , then V_{SS} (minimum pulse width of 10 ms) to store shift register contents into the memory.
- If any changes are required, power down the part and return to Step 1. All bit values must be reentered.

REGISTER 4-1: CONFIGURATION SETTINGS AND CALIBRATION SETTINGS

W	W	W	W	
LBSEL	EOL	LBH	HUSH	
bit 43			bit 40	

W	W	W	W	W	W	W	W
CMEn	LB2	LB1	LB0	IRC1	IRC0	IT1	IT0
bit 39							bit 32

W	W	W	W	W	W	W	W
PAGF1	PAGF0	NL5	NL4	NL3	NL2	NL1	NL0
bit 31							bit 24

W	W	W	W	W	W	W	W
HYL5	HYL4	HYL3	HYL2	HYL1	HYL0	HUL5	HUL4
bit 23							bit 16

W	W	W	W	W	W	W	W
HUL3	HUL2	HUL1	HUL0	CTL5	CTL4	CTL3	CTL2
bit 15							bit 8

W	W	W	W	W	W	W	W
CTL1	CTL0	CML5	CML4	CML3	CML2	CML1	CML0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 43 LBSEL: Low Battery Pulse Width Select

1 = 2.6 ms

0 = 10.4 ms

bit 42 **EOL:** End of Life Enable

1 = Enable

0 = Disable

bit 41 LBH: Low Battery Hush Enable

1 = Enable0 = Disable

bit 40 **HUSH:** Hush Option

1 = Canceled for high smoke level, interconnect alarm, or second push of TEST button (as described above)

0 = Never Cancel

bit 39 CMEn: Chamber Monitor Enable

1 = Enable 0 = Disable

bit 38-36 LB<2:0>: Low

Battery Trip Point

000 = 2.1V

001 = 2.2V

010 = 2.2V010 = 2.3V

011 = 2.4V

UII – 2.4V

100 = 2.5V

101 = 2.6V110 = 2.7V

111 = 2.8V

REGISTER 4-1: CONFIGURATION SETTINGS AND CALIBRATION SETTINGS (CONTINUED)

```
bit 35-34
                IRC<1:0>: IRED Current
                00 = 50 mA
                01 = 100 mA
                10 = 150 mA
                11 = 200 mA
bit 33-32
                IT<1:0>: Integration Time bits
                00 = 400 \mu s
                01 = 300 \, \mu s
                10 = 200 \, \mu s
                11 = 100 \mu s
bit 31-30
                PAGF<1:0>: Photo Amplifier Gain Factor
                00 = 1
                01 = 2
                10 = 3
                11 = 4
bit 29-24
                NL<5:0>: Normal Limits (Section 3.2 "Smoke Detection Circuitry")
                000001 = 1
                111110 = 62
                111111 = 63
bit 23-18
                HYL<5:0>: Hysteresis Limits (Section 3.2 "Smoke Detection Circuitry")
                000000 = 0
                000001 = 1
                111110 = 62
                111111 = 63
bit 17-12
                HUL<5:0>: Hush Limits (Section 3.6 "Reduced Sensitivity Mode")
                000000 = 0
                000001 = 1
                111110 = 62
                111111 = 63
bit 11-6
                CTL<5:0>: Chamber Test Limits (Section 3.3 "Supervisory Tests")
                000000 = 0
                000001 = 1
                111110 = 62
                111111 = 63
bit 5-0
                LTD<5:0>: Chamber Monitor Limits (Section 3.9 "Chamber Monitor")
                000000 = 0
                000001 = 1
                111110 = 62
                111111 = 63
```




FIGURE 4-2: Timing Diagram for Mode T2

RE46C195

As an alternative to Figure 4-1, Figure 4-3 can be used to program while in the application circuit. Note that, in addition to the five programming supplies, connections to V_{SS} are needed at TP1 and TP2.




FIGURE 4-3: Circuit for Programming in the Typical Application

4.3 Smoke Calibration

A separate calibration mode is entered for each measurement mode (Normal, Hysteresis, Hush, and Chamber Test), so that independent limits can be set for each. In all calibration modes, the integrator output can be accessed at the GLED output.

The Gamp output voltage, which represents the smoke detection level, can be accessed at the RLED output. The SmkComp output voltage is the result of the comparison of Gamp with the integrator output and can be accessed at HB. The FEED input can be clocked to step up the smoke detection level at RLED. Once the desired smoke threshold is reached, the TEST input is pulsed low-to-high to store the result.

The procedure is described in the following steps:

- 1. Power up with the bias conditions shown in Figure 4-1.
- Drive TEST2 input from V_{SS} to V_{DD} to enter programming mode. TEST2 must remain at V_{DD} through Step 8 described below.
- Apply three clock pulses to TEST input to enter T3 mode. This initiates the calibration mode for normal limits setting. The integrator output must appear at GLED and the smoke detection level at RLED.

- 4. At this point, clock FEED to increase the smoke detection level as needed. Pulling IO high with FEED at a high logic level initiates an integration. The integrator output signal must appear at GLED. The sequence of incrementing the limit, performing an integration and monitoring the HB output for the resulting comparison, can be repeated until the desired threshold is reached. Once the desired smoke threshold is reached, with FEED held low, the IO input must be pulsed low-to-high to latch the smoke detection level.
- Apply a fourth clock pulse to TEST input to enter T4 mode. This initiates the calibration mode for hysteresis limits. The sequence in Step 4 must be repeated to set the hysteresis limit.
- Apply a clock pulse to TEST input again to enter T5 mode and initiate calibration for hush limits. Repeat Step 4 to set the hush limit.
- Apply clock pulse to TEST input a sixth time to enter T6 mode and initiate calibration for chamber test limits. Repeat Step 4 to set the chamber test limit.
- After pulsing the IO input to latch the chamber test limit, the IO must be pulsed low-to-high a second time to store the limits in memory.




FIGURE 4-4: Timing Diagram for Modes T3 to T6 Limits Setting

4.4 Serial Read/Write

As an alternative to the steps in Section 4.3 "Smoke Calibration", if the system has been well characterized, the limits and baseline can be entered directly from a serial read/write calibration mode.

To enter this mode, follow these steps:

- 1. Set up the application as shown in Figure 4-1.
- Drive TEST2 input from V_{SS} to V_{DD} to enter the programming mode. TEST2 must remain at V_{DD} until all data has been entered.
- 3. Clock the TEST input to mode T7 (High = V_{BST} , Low = V_{SS} , seven clocks). This enables the Serial Read/Write mode.
- 4. TEST now acts as a data input (High = V_{DD} , Low = V_{SS}). FEED acts as the clock input (High = V_{BST} , Low = V_{SS}). Clock in the limits, functional and parametric options. The data sequence follows the pattern described in Register 4-1. A serial data output is available at HB.
- Pulse IO to store all 44 bits into the EEPROM memory.




FIGURE 4-5: Timing Diagram for Mode T7

The RE46C195 is shipped with the programming values for a smoke detector design. The smoke detector is shown in Table 4-4. These are not recommended values for a smoke detector design. The smoke detector must be calibrated using the test modes provided.

TABLE 4-4: REGISTER 4-1 PROGRAMMING VALUES

Bit Value					0	0	0	0
Bit Name					TS	EOL	LBH	HUSH
Bit Count					bit 43			bit 40
								•
Bit Value	0	1	1	0	0	1	1	0
Bit Name	CMEn	LB2	LB1	LB0	IRC1	IRC0	IT1	IT0
Bit Count	bit 39							bit 32
								•
Bit Value	0	1	0	1	0	0	0	0
Bit Name	PAGF1	PAGF0	NL5	NL4	NL3	NL2	NL1	NL0
Bit Count	bit 31							bit 24
Bit Value	0	1	0	0	0	0	0	0
Bit Name	HYL5	HYL4	HYL3	HYL2	HYL1	HYL0	HUL5	HUL4
Bit Count	bit 23							bit 16
Bit Value	1	0	0	0	0	0	0	0
Bit Name	HUL3	HUL2	HUL1	HUL0	CTL5	CTL4	CTL3	CTL2
Bit Count	bit 15							bit 8
Bit Value	1	0	0	0	0	0	0	0
Bit Name	CTL1	CTL0	CML5	CML4	CML3	CML2	CML1	CML0
Bit Count	bit 7							bit 0

4.5 Chamber Monitor Measurement

When the Chamber Monitor is enabled, the Chamber Monitor Limit must be set. If an accurate value is known based on previous chamber characterization, it can be loaded above in T7 with the serial data. If not, zeros can be entered as placeholders in T7 and a Chamber Monitor Measurement can be made. To do this, the unit must be connected to its smoke chamber and put in a condition representing the maximum allowable no-smoke chamber reflection.

To complete the Chamber Monitor measurement, follow these steps:

- 1. Set up the application as shown in Figure 4-1.
- Drive TEST2 input from V_{SS} to V_{DD} to enter programming mode. TEST2 must remain at V_{DD} until the measurement is completed.
- Apply eight clock pulses (V_{SS} to V_{BST}) to the TEST input to enter T8 mode. This initiates the Chamber Monitor measurement.
- Pulse FEED from V_{SS} to V_{BST} to make the baseline measurement. The duration of this pulse must be at least 2 ms.
- To save the Chamber Monitor measurement to EEPROM, pulse IO from V_{SS} to V_{DD} with FEED held low. The duration of this pulse must be at least 10 ms.




FIGURE 4-6: Timing Diagram for Mode T8

4.6 Limits Verification

After all limits have been entered and stored into the memory, additional test modes are available to verify if the limits are functioning as expected.

The procedure is described in the following steps:

- Power up with the bias conditions shown in Figure 4-1.
- Drive TEST2 input from V_{SS} to V_{DD} to enter the programming mode. TEST2 must remain at V_{DD} through Step 7 described below.
- Apply nine clock pulses to the TEST input to enter T9 mode. This initiates the verification mode for the normal limits setting. The Integrator output appears at GLED and the smoke detection level, Gamp, at RLED.
- 4. At this point, pulse FEED high for at least 2 ms to initiate a smoke check. When the smoke detection level exceeds the alarm threshold, the HB output is asserted high. The test is repeated each time FEED is clocked high.
- Apply a clock pulse to the TEST input to enter T10 mode. This initiates the verification mode for hysteresis limits. The sequence in Step 4 must be repeated to verify the hysteresis limit.
- Apply a clock pulse to TEST input again to enter T11 mode and initiate verification for hush limits. Repeat Step 4 to verify the hush limit.
- Apply clock pulse to TEST input again to enter T12 mode and initiate verification for chamber test limits. Repeat Step 4 to verify the chamber test limit.




FIGURE 4-7: Timing Diagram for Mode T9 – T12

The equation for digitizing the integrator voltage, V_{INT} , that displays on GLED, is shown in Equation 4-1 where DV represents the digitized value and V_{INT} is measured in volts.

EQUATION 4-1:

$$DV = Integer\left(\frac{V_{INT} - 0.200}{0.0375}\right)$$

4.7 Horn Test

Test mode T0 allows the horn to be enabled indefinitely for audibility testing. TEST must go high to V_{DD} first, then TEST2. Enabling the horn indefinitely allows V_{BST} to reach the high V_{BST} level and the horn to achieve the necessary sound pressure level.




FIGURE 4-8: Timing Diagram for Mode T0

4.8 Low Battery Test

This mode allows the user to enable the internal low battery circuitry to perform a low battery test. To implement this test, the 5V power supply needs to be diode-connected to V_{BST} and IRCAP. This allows the boost converter to turn on properly as described in Step 4.

To enter the low battery test mode, follow these steps:

- Power up with the bias conditions shown in Figure 4-1.
- Drive TEST2 input from V_{SS} to V_{DD} to enter the programming mode. TEST2 must remain at V_{DD} through the following steps.
- Apply one clock pulse to the TEST input to enter the T1 mode.
- Drive the IO input from V_{SS} to V_{DD}. This enables the boost converter and turns on the RLED driver.
- Monitor the HB output for the low battery comparator status.




FIGURE 4-9: Timing Diagram for Mode T1

5.0 APPLICATION INFORMATION

5.1 Standby Current Calculation and Battery Life

The supply current shown in the DC Electrical Characteristics table is only one component of the average standby current. In most cases, the supply current can be a small fraction of the total because power consumption generally occurs in relatively infrequent bursts and depends on many external factors. These include the values selected for IRED current and integration time, the V_{BST} and IR capacitor sizes and leakages, the V_{BAT} level, and the magnitude of any external resistances that adversely affects boost converter efficiency.

Table 5-1 shows a calculation of standby current for the battery life based on the following parameters:

 V_{BAT} = 3 V_{BST1} = 3.6 V_{BST2} = 9

 Boost Capacitor Size
 = 4.70E-06

 Boost Efficiency
 = 8.50E-01

 IRED On Time
 = 2.000E-04

 IRED Current
 = 1.000E-01

TABLE 5-1: STANDBY CURRENT CALCULATION

I _{DD} Component	Voltage (V)	Current (A)	Duration (s)	Energy (J)	Period (s)	Average Power (W)	I _{BAT} Contribution (A)	I _{BAT} (μ A)
Fixed I _{DD}	3	1.00E-06	_	_	_	3.00E-06	1.00E-06	1.0
Photo Detection Curre								
Chamber Test (excluding IR drive)	3.6	1.00E-03	3.0E-03	1.08E-05	43	2.95E-07	9.85E-08	0.1
IR Drive during Chamber Test	3.6	0.10	2.00E-04	7.20E-05	43	1.97E-06	6.57E-07	0.7
Smoke Detection (excluding IR drive)	3.6	1.00E-03	3.0E-03	1.08E-05	10.75	1.18E-06	3.94E-07	0.4
IR Drive during Smoke Detection	3.6	0.10	2.00E-04	7.20E-05	10.75	7.88E-06	2.63E-06	2.6
Low Battery Check Cu	rrent							
Loaded Test								
Load	9	2.00E-02	1.00E-02	1.80E-03	344	6.16E-06	2.05E-06	2.1
Boost	V _{BST1} to V _{BST2}	_	_	6.85E-05	344	2.34E-07	7.81E-08	0.1
Unloaded Test								
Load	3.6	1.00E-04	1.00E-02	3.60E-06	43	9.85E-08	3.28E-08	0.0
						Total	6.94E-06	6.9

The following paragraphs explain the components in Table 5-1 and the calculations in the example.

5.1.1 FIXED I_{DD}

The I_{DD} is the Supply Current shown in the DC Electrical Characteristics table.

5.1.2 PHOTO DETECTION CURRENT

Photo Detection Current is the current draw due to the smoke testing every 10.75 seconds and the chamber test every 43 seconds. The current for both the IR diode and the internal measurement circuitry comes primarily from V_{BST} , so the average current must be scaled for both on-time and boost voltage.

The contribution to I_{BAT} is determined by first calculating the energy consumed by each component, given its duration. An average power is then calculated based on the period of the event and the boost converter efficiency (assumed to be 85% in this case). An I_{BAT} contribution is then calculated based on this average power and the given V_{BAT} . For example, the IR drive contribution during chamber test is detailed in Equation 5-1:

EQUATION 5-1:

$$\frac{3.6V \times 0.1A \times 200 \,\mu s}{43s \times 0.85 \times 3V} = 0.657 \,\mu A$$

5.1.3 LOW BATTERY CHECK CURRENT

The Low Battery Check Current is the current required for the low battery test. It includes both the loaded (RLED On) and unloaded (RLED Off) tests. The boost component of the loaded test represents the cost of charging the boost capacitor to the higher voltage level. This has a fixed cost for every loaded check because the capacitor is gradually discharged during subsequent operations and the energy is generally not recovered. The other calculations are similar to those shown in Equation 5-1. The unloaded test has a minimal contribution because it involves only some internal reference and comparator circuitry.

5.1.4 BATTERY LIFE

When estimating the battery life, several additional factors must be considered. These factors include battery resistance, battery self-discharge rate, capacitor leakages, and the effect of the operating temperature on all of these characteristics. Some number of false alarms and user tests must also be included in any calculation.

For 10-year applications, a 3V spiral wound lithium manganese dioxide battery with a laser seal is recommended. These can be found with capacities of 1400 to 1600 mAh.

5.1.5 FUNCTIONAL TIMING DIAGRAMS




FIGURE 5-1: RE46C195 Timing Diagram – Standby, No Alarm, Low Supply Test Failure




FIGURE 5-2: RE46C195 Timing Diagram – Local Alarm with Temporal Horn Pattern, Local Alarm with International Horn Pattern, Interconnect as Input with Temporal Horn Pattern, and Interconnect as Input with International Horn Pattern






FIGURE 5-3: RE46C195 Timing Diagram – Alarm Memory and Hush Timer

6.0 PACKAGING INFORMATION

6.1 Package Marking Information

16-Lead Narrow SOIC (3.90 mm)





Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Pb-free JEDEC[®] designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator () (e3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

16-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-108-SL Rev D Sheet 1 of 2

16-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
!	Dimension Limits	MIN	NOM	MAX	
Number of Terminals	N	16			
Pitch	е	1.27 BSC			
Overall Height	A	1.75			
Standoff §	A1	1.25	-	ı	
Molded Package Thickness	A2	0.10	-	0.25	
Overall Length	D		9.90 BSC		
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Terminal Width	b	0.31	-	0.51	
Terminal Thickness	С	0.10	-	0.25	
Corner Chamfer	h	0.25	-	0.50	
Terminal Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Lead Bend Radius	R1	0.07	-	1	
Lead Bend Radius	R2	0.07	-	ı	
Foot Angle	θ	0°	-	8°	
Mold Draft Angle	θ1	0°	-	15°	
Lead Angle	θ2	0°	-	-	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-108-SL Rev D Sheet 2 of 2

16-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E 1.27 BSC			
Contact Pad Spacing	С		5.40	
Contact Pad Width (X16)	Х			0.60
Contact Pad Length (X16)	Υ			1.50
Contact Pad to Center Pad (X16)	G	3.90		
Contact Pad to Contact Pad (X14)	G1	0.67		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M $\,$

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2108-SL Rev D

APPENDIX A: REVISION HISTORY

Revision B (June 2023)

The following is the list of modifications:

- Updated Section "General Description".
- Updated Section 6.0 "Packaging Information".
- Updated Section "Product Identification System".

Revision A (March 2021)

· Original release of this document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X	<u>XX</u>	Е	Exam	nples:	
	•	umber Tape and Reel f Pins Option		,	RE46C195S16: RE46C195S16T:	16LD SOIC Package 16LD SOIC Package, Tape and Reel.
Device:	RE46C19	5: CMOS Photoelectric Smoke Detecto	or ASIC			
Package:	S =	Plastic Small Outline - Narrow, 3.90 mm 16-Lead (SOIC)	n Body,			
Number of Pins:	16 =	16-Lead				
Tape and Reel Option:	T =	Tape and Reel ⁽¹⁾				
descrip on the	ption. This ide	entifier only appears in the catalog pa ntifier is used for ordering purposes and is ge. Check with Microchip for package avai ption.	not printed			

R	F	4	6	C	1	9	5
•	_	┰	v	v		J	v

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021-2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-2481-3



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: http://www.micro-

chip.com/support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Tel: 281-894-5983 Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820