

MCP14628

2A Synchronous Buck Power MOSFET Driver

Features

- AEC-Q100 Automotive Qualified, See Product Identification System
- Dual Output MOSFET Driver for Synchronous Applications
- High Peak Output Current: 2A (typical)
- Adaptive Cross Conduction Protection
- Internal Bootstrap Blocking Device
- +36V BOOT Pin Maximum Rating
- · Enhanced Light Load Efficiency Mode
- Low Supply Current: 80 µA (typical)
- High Capacitive Load Drive Capability:
- 3300 pF in 10 ns (typical) Tri-State PWM Pin for Power Stage Shutdown
- Input Voltage Undervoltage Lockout Protection
- Space Saving Packages:
- 8-Lead SOIC
- 8-Lead 3x3 DFN

Applications

- · Automotive
- High Efficient Synchronous DC/DC Buck
 Converters
- High Current Low Output Voltage Synchronous DC/DC Buck Converters
- High Input Voltage Synchronous DC/DC Buck Converters
- Core Voltage Supplies for Microprocessors

General Description

The MCP14628 is a dual MOSFET gate driver designed to optimally drive two N-Channel MOSFETs arranged in a non-isolated synchronous buck converter topology. With the capability to source 2A peaks typically from both the high-side and low-side drives, the MCP14628 is an ideal companion to buck controllers that lack integrated gate drivers. Additionally, greater design flexibility is offered by allowing the gate drivers to be placed close to the power MOSFETs.

The MCP14628 features the capability to sink 3.5A peak typically for the low-side gate drive. This allows the MCP14628 the capability of holding off the low-side power MOSFET during the rising edge of the PHASE node. Internal adaptive cross conduction protection circuitry is also used to mitigate both external power MOSFETs from simultaneously conducting.

The low resistance pull-up and pull-down drives allow the MCP14628 to quickly transition a 3300 pF load in typically 10 ns and with a propagation time of typically 20 ns. Bootstrapping for the high-side drive is internally implemented which allows for a reduced system cost and design complexity.

The PWM input to the MCP14628 can be tri-stated to force both drive outputs low for true power stage shutdown. Light load system efficiency is improved by using the diode emulation feature of the MCP14628. When the FCCM pin is grounded, diode emulation mode is entered. In this mode, discontinuous conduction is allowed by sensing when the inductor current reach zero and turning off the low-side power MOSFET.





Typical Application Schematic



Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

V _{CC} , Device Supply Voltage	-0.3V to +7.0V
V _{BOOT} , BOOT Voltage	-0.3V to +36.0V
V _{PHASE} , Phase Voltage	
V _{FCCM} , FCCM Voltage	-0.3V to V _{CC} + .0.3V
V _{PWM} , PWM Voltage	-0.3V to V _{CC} + 0.3V
V _{UGATE} , UGATE Voltage	
V _{LGATE} , LGATE Voltage	-0.3V to V _{CC} + 0.3V
ESD Protection on all Pins:	
HBM	
MM	+/-100V
CDM	+/-1500\/

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, V_{CC} = 5V, T_{J} = -40°C to +125°C									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
V _{CC} Supply Requirements									
Recommended Operating Range	V _{CC}	4.5	5.0	5.5	V				
Bias Supply Voltage	Ivcc	—	80	_	μA	PWM pin floating, V _{FCCM} = 5V			
UVLO (Rising V _{CC})		—	3.40	3.90	V				
UVLO (Falling V _{CC})		2.40	2.90	—	V				
Hysteresis		—	500	—	mV				
PWM Input Requirements									
PM/M Input Current	1	_	250	—	μA	V _{PWM} = 5V			
	PWM	_	-250	—	μA	V _{PWM} = 0V			
PWM Rising Threshold		0.70	1.00	1.30	V				
PWM Falling Threshold		3.50	3.80	4.10	V				
Tri-State Shutdown Hold-off Time	t _{TSSHD}	100	175	250	ns	T _A = +25°C, Note 2			
FCCM input Requirements									
FCCM Low Threshold		0.50	—	—	V				
FCCM High Threshold		—	_	2.0	V				
Output Requirements									
High Drive Source Resistance		—	1.0	2.5	Ω	500 mA source current, Note 1			
High Drive Sink Resistance		_	1.0	2.5	Ω	500 mA sink current, Note 1			
High Drive Source Current		_	2.0	_	А	Note 1			
High Drive Sink Current			2.0	_	А	Note 1			

Note 1: Parameter ensured by design, not production tested.

2: See Figure 4-1 for parameter definition.

DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise noted, V_{CC} = 5V, T_{J} = -40°C to +125°C							
Parameters	Sym	Min	Тур	Max	Units	Conditions	
Low Drive Source Resistance		_	1	2.5	Ω	500 mA source current, Note 1	
Low Drive Sink Resistance		—	0.5	1.0	Ω	500 mA sink current, Note 1	
Low Drive Source Current			2.0		А	Note 1	
Low Drive Sink Current			3.5		А	Note 1	
Switching Times							
HIGHDR Rise Time	t _{RH}	—	10		ns	C _L = 3.3 nF, Note 1, Note 2	
LOWDR Rise Time	t _{RL}	—	10	_	ns	C _L = 3.3 nF, Note 1, Note 2	
HIGHDR Fall Time	t _{FH}	—	10	_	ns	C _L = 3.3 nF, Note 1, Note 2	
LOWDR Fall Time	t _{FL}	—	6.0	_	ns	C _L = 3.3 nF, Note 1, Note 2	
HIGHDR Turn-off Propagation Delay	t _{PDLH}	—	15	_	ns	No Load, Note 2	
LOWDR Turn-off Propagation Delay	t _{PDLL}	—	16	_	ns	No Load, Note 2	
HIGHDR Turn-on Propagation Delay	t _{PDHH}	10	18	30	ns	No Load, Note 2	
LOWDR Turn-on Propagation Delay	t _{PDHL}	10	22	30	ns	No Load, Note 2	
Tri-State Propagation Delay	t _{PTS}		35		ns	No Load, Note 2	
Minimum LOWDR On Time in DCM	t _{LGMIN}	_	400		ns	FCCM pin low Note 1	

Note 1: Parameter ensured by design, not production tested.

2: See Figure 4-1 for parameter definition.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, all parameters apply with V _{CC} = 5V.								
Parameter	Sym	Min	Тур	Max	Units	Comments		
Temperature Ranges								
Specified Temperature Range	T _A	-40	—	+125	°C			
Maximum Junction Temperature	TJ	—	—	+150	°C			
Storage Temperature	T _A	-65	—	+150	°C			
Package Thermal Resistances								
Thermal Resistance, 8L-SOIC	θ_{JA}	—	149.5	—	°C/W			
Thermal Resistance, 8L-DFN (3x3)	θ _{JA}	_	60.0	_	°C/W	Typical Four-layer board with vias to ground plane		

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



Note: Unless otherwise indicated, $T_A = +25^{\circ}C$ with $V_{CC} = 5.0V$.

FIGURE 2-1:Rise Times vs. CapacitiveLoad.



FIGURE 2-2: HIGHDR Rise and Fall Time vs. Temperature.



FIGURE 2-3: HIGHDR Propagation Delay vs. Temperature.



FIGURE 2-4: Fall Times vs. Capacitive Load.



FIGURE 2-5: LOWDR Rise and Fall Time vs. Temperature.



FIGURE 2-6: LOW vs. Temperature.

LOWDR Propagation Delay



FIGURE 2-7: Frequency.



Supply Current vs.



FIGURE 2-8: Operation.

DCM to CCM Transition



FIGURE 2-9: (0.5A - 15A).



Supply Current vs.

FIGURE 2-10: Temperature.



FIGURE 2-11: CCM to DCM Transition Operation.



FIGURE 2-12: Load Transition (15A - 0.5A).



FIGURE 2-13: HIGHDR and LOWDR Operation.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

SOIC	3x3 DFN	Symbol	Description			
1	1	HIGHDR High-side Gate Driver Pin				
2	2	BOOT	Floating Bootstrap Supply Pin			
3	3	PWM	PWM Input Control Pin			
4	4	GND	Ground			
5	5	LOWDR	Low-side Gate Driver Pin			
6	6	V _{CC}	Supply Input Voltage			
7	7	FCCM	Forced Continuous Conduction Mode Pin			
8	8	PHASE	Switch Node Pin			
—	PAD	NC	Exposed Metal Pad			

TABLE 3-1: PIN FUNCTION TABLE.

3.1 High-side Gate Driver Pin (HIGHDR)

The HIGHDR pin provides the gate drive signal to control the high-side power MOSFET. The gate of the high-side power MOSFET is connected to this pin.

3.2 Floating Bootstrap Supply Pin (BOOT)

The BOOT pin is the floating bootstrap supply pin for the high-side gate drive. A capacitor is connected between this pin and the PHASE pin to provide the necessary charge to turn on the high-side power MOSFET.

3.3 PWM Input Control Pin (PWM)

The control input signal is supplied to the PWM pin. This tri-state pin controls the state of the HIGHDR and LOWDR pins. Placing a voltage equal to $V_{CC}/2$ on this pin causes both the HIGHDR and LOWDR to a low state.

3.4 Ground Pin (GND)

The GND pin provides ground for the MCP14628 circuitry. It should have a low impedance connection to the bias supply source return. High peak currents will flow out the GND pin when the low-side power MOSFET is being turned off.

3.5 Low-side Gate Driver Pin (LOWDR)

The LOWDR pin provides the gate drive signal to control the low-side power MOSFET. The gate of the low-side power MOSFET is connected to this pin.

3.6 Supply Input Voltage Pin (V_{CC})

The V_{CC} pin provides bias to the MCP14628. A bypass capacitor is to be placed between this pin and the GND pin. This capacitor should be placed as close to the MCP14628 as possible.

3.7 Forced Continuous Conduction Mode Pin (FCCM)

The FCCM pin enables or disables the forced continuous conduction mode. With the FCCM pin connected to ground the MCP14628 enters a diode emulation mode to improve system efficiency at light loads. Continuous conduction is forced if the FCCM pin is connected to V_{CC} .

3.8 Switch Node Pin (PHASE)

The PHASE pin provides the return path for the highside gate driver. The source of the high-side power MOSFET is connected to this pin.

3.9 DFN Exposed Pad

The exposed metal pad of the DFN package is not internally connected to any potential. Therefore, this pad can be connected to a ground plane or other copper plane on a printed circuit board to aid in heat removal from the package.

4.0 DETAILED DESCRIPTION

4.1 Device Overview

The MCP14628 is a dual MOSFET gate driver designed to optimally drive both high-side and low-side N-channel MOSFETs arranged in a non-isolated synchronous buck converter topology.

The MCP14628 is capable of suppling 2A (typical) peak current to the floating high-side power MOSFET that is connected to the HIGHDR pin. With the exception of a capacitor, all of the circuitry needed to drive this high-side N-channel MOSFET is internal to the MCP14628. A blocking device is placed between the V_{CC} and BOOT pins that allows the bootstrap capacitor to be charged to V_{CC} when the low-side power MOSFET is conducting. Refer to **Section 5.1**, for information on determining the proper size of the bootstrap capacitor. The HIGHDR is also capable of sinking 2A (typical) peak current.

The LOWDR is capable of sourcing 2A (typical) peak current and sinking 3.5A (typical) peak current. This helps ensure that the low-side power MOSFET stays turned off during the high dv/dt of the PHASE node.

4.2 Adaptive Cross-Conduction Protection

The MCP14628 prevents cross-conduction power loss by adaptively ensuring that the high-side and low-side power MOSFETs are not conducting simultaneously. When the PWM signal goes low, the HIGHDR is pulled low and the LOWDR signal is held low until the HIGHDR reach 1V (typically). At that time, the LOWDR is allowed to turn on.

4.3 FCCM Mode

The MCP14628 features a diode emulation mode to enhance the light load system efficiency. The FCCM pin enables or disables the diode emulating mode. With the FCCM pin grounded, diode emulation mode is entered. The forced continuous conduction mode is entered when the FCCM pin is connected to V_{CC} .

In diode emulation mode, the MCP14628 turns off the low-side power MOSFET when the inductor current reaches approximately zero even if the PWM input signal is still low. The LOWDR and HIGHDR both stay low until the next switching cycle begins. To prevent false termination of the LOWDR signal, there is a 400 ns minimum on time, t_{LGMIN} , of the LOWDR. This also ensures that the bootstrap capacitor is fully charged.

In forced continuous conduction mode, the LOWDR of the MCP14628 does not terminate until the PWM input signal transitions from a low to a high.

4.4 Tri-State PWM

The PWM input pin of the MCP14628 controls the high current LOWDR and HIGHDR drive signals. These signals have three distinct operating modes depending upon the state of the PWM input signal.

A logic low on the PWM pin cause the LOWDR drive signal to be high and the HIGHDR drive signal to be low. When the PWM signal transitions to a logic high, the LOWDR signal goes low and the HIGHDR signal go high. To ensure proper operation the PWM input signal should be capable of a logic low of 0V and a logic high of 5V.

The third operating mode of the drive signals occurs when the PWM signal is set to a value equal to $V_{CC}/2$ (typically). When the PWM signal dwells at this voltage for 175 ns (typically) the MCP14628 disables both LOWDR and HIGHDR drive signals. Both drive signals are pulled and held low. Once the PWM signal moves beyond $V_{CC}/2$, the MCP14628 removes the shutdown state of the drive signals.

4.5 Timing Diagram

The PWM signal applied to the MCP14628 is supplied by a controller IC that regulates the power supply output. The timing diagram in Figure 4-1 graphically depicts the PWM signal and the output signals of the MCP14628.



FIGURE 4-1: MCP14628 Timing Diagram.

5.0 APPLICATION INFORMATION

5.1 **Bootstrap Capacitor Select**

The selection of the bootstrap capacitor is based upon the total gate charge of the high-side power MOSFET and the allowable droop in gate drive voltage while the high-side power MOSFET is conducting

EQUATION 5-1:

ν

Where:		
C _{BOOT}	=	bootstrap capacitor value
Q _{GATE}	=	total gate charge of the high- side MOSFET
ΔV_{DROOP}	=	allowable gate drive voltage droop

 $C_{BOOT} \ge \frac{Q_{GATE}}{\Delta V_{DBOOP}}$

For example:

$$Q_{GATE} = 30 \text{ nC}$$

 $\Delta V_{DROOP} = 200 \text{ mV}$
 $C_{BOOT} \ge 0.15 \text{ \muF}$

A low ESR ceramic capacitor is recommend with a maximum voltage rating that exceeds the maximum input voltage, V_{CC}, plus the maximum supply voltage, V_{SUPPLY}. It is also recommended that the capacitance of C_{BOOT} not exceed 1.2 µF.

5.2 **Decoupling Capacitor**

Proper decoupling of the MCP14628 is highly recommended to help ensure reliable operation. This decoupling capacitor should be placed as close to the MCP14628 as possible. The large currents required to quickly charge the capacitive loads are provided by this capacitor. A low ESR ceramic capacitor is recommended.

5.3 **Power Dissipation**

The power dissipated in the MCP14628 consists of the power loss associated with the quiescent power and the gate charge power.

The guiescent power loss can be calculated by the following equation and is typically negligible compared to the gate drive power loss.

EQUATION 5-2:

Where:	P_Q	$= I_{VCC} \times V_{CC}$
P_Q	=	Quiescent Power Loss
I _{VCC}	=	No Load Bias Current
V _{CC}	=	Bias Voltage

The main power loss occurs from the gate charge power loss. This power loss can be defined in terms of both the high-side and low-side power MOSFETs.

EQUATION 5-3:

$$P_{GATE} = P_{HIGHDR} + P_{LOWDR}$$
$$P_{HIGHDR} = V_{CC} \times Q_{HIGH} \times F_{SW}$$
$$P_{LOWDR} = V_{CC} \times Q_{LOW} \times F_{SW}$$

Where:

P _{GATE}	=	Total Gate Charge Power Loss
P _{HIGHDR}	=	High-Side Gate Charge Power Loss
P _{LOWDR}	=	Low-Side Gate Charge Power Loss
V _{CC}	=	Bias Supply Voltage
Q _{HIGH}	=	High-Side MOSFET Total Gate Charge
Q _{LOW}	=	Low-Side MOSFET Total GAte Charge
F _{SW}	=	Switching Frequency

PCB Layout 5.4

Proper PCB layout is important in a high current, fast switching circuit to provide proper device operation. Improper component placement may cause errant switching, excessive voltage ringing, or circuit latch-up.

There are two important states of the MCP14628 outputs, high and low. Figure 5-1 depicts the current flow paths when the outputs of the MCP14628 are high and the power MOSFETs are turned on. Charge needed to turn on the low-side power MOSFET comes from the decoupling capacitor CVCC. Current flows from this capacitor through the internal LOWDR circuitry, into the gate of the low-side power MOSFET, out the source, into the ground plane, and back to C_{VCC}. To reduce any excess voltage ringing or spiking, the inductance and area of this current loop must be minimized.



FIGURE 5-1: Turn On Current Paths.

The charge needed for the turning on of the high-side power MOSFET comes from the bootstrap capacitor C_{BOOT} . Current flows from C_{BOOT} through the internal HIGHDR circuitry, into the gate of the high-side power MOSFET, out the source, and back to C_{BOOT} . The printed circuit board traces that construct this current loop need to have a small area and low inductance. To control the inductance, short and wide traces must be used.

Figure 5-2 depicts the current flow paths when the outputs of the MCP14628 are low and the power MOSFETs are turned off. These current paths should also have low inductance and a small loop area to minimize voltage ringing and spiking.



FIGURE 5-2:

Turn Off Current Paths.

The following recommendations should be followed to allow for optimal circuit performance.

- The components that construct the high current paths previously mentioned should be placed close the MCP14628. The traces used to construct these current loops should be wide and short to keep the inductance and impedance low.
- A ground plane should be used to keep both the parasitic inductance and impedance minimized. The MCP14628 is capable of sourcing and sinking high peaks current and any extra parasitic inductance or impedance will result in non-optimal performance.

6.0 PACKAGING INFORMATION

6.1 Package Marking Information (Not to Scale)

8-Lead DFN

	XXXX YYWW NNN	
0		

8-Lead SOIC (150 mil)



Example:







Legenc	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the eve be carrie characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]



Microchip Technology Drawing No. C04-062C Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]



		с			
	Units	IV		3	
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	3.00 BSC			
Exposed Pad Width	E2	1.34 - 1.60			
Overall Width	E	3.00 BSC			
Exposed Pad Length	D2	1.60	-	2.40	
Contact Width	b	0.25	0.30	0.35	
Contact Length	L	0.20 0.30 0.55			
Contact-to-Exposed Pad	K	0.20	-	_	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits			MAX
Contact Pitch	0.65 BSC			
Optional Center Pad Width	W2			2.40
Optional Center Pad Length	jth T2			1.55
Contact Pad Spacing	C1		3.10	
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8) Y1				0.65
Distance Between Pads	G	0.30		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062B





Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	N		8			
Pitch	е		1.27 BSC			
Overall Height	Α		– – 1.75			
Molded Package Thickness	A2	1.25	Ι	-		
Standoff §	A1	0.10	-	0.25		
Overall Width	E	6.00 BSC				
Molded Package Width	E1	3.90 BSC				
Overall Length	D	4.90 BSC				
Chamfer (Optional)	h	0.25	-	0.50		
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.04 REF				
Lead Thickness	С	0.17	-	0.25		
Lead Width	b	0.31	-	0.51		
Lead Bend Radius	R	0.07 –		-		
Lead Bend Radius	R1	0.07	_	_		
Foot Angle	θ	0°	-	8°		
Mold Draft Angle	θ1	5°	-	15°		
Lead Angle	θ2	0°	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev K

NOTES:

APPENDIX A: REVISION HISTORY

Revision B (February 2024)

- Replaced +85°C with +125°C in the Temperature Characteristics table and Product Identification System.
- Added automotive qualification to Features and examples to Product Identification System.
- Updated drawings and layout in Section 6.0 "Packaging Information".
- Minor text changes throughout the text.

Revision A (March 2008)

• Original release of this document.

MCP14628

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>-x</u>	/ <u>xx</u>	<u>xxx</u>		Ex	amples:	
Device	Temperature Range	Package	Qualification		a)	MCP14628-E/MF:	2A Synchronous Driver, 8LD DFN package
Device	MCD14628	24 Synchronous		Drivor	b)	MCP14628T-E/MF:	Tape and Reel, 2A Synchronous Driver, 8LD DFN package
Device N	MCP14628 ZA Synchronous MCP14628T 2A Synchronous Tape and Reel	s Buck Power MOSFET Driver	c)	MCP14628-E/SN:	2A Synchronous Driver, 8LD SOIC package		
Temperature Range	E = -40°	C to +125°C			d)	MCP14628T-E/SN:	Tape and Reel, 2A Synchronous Driver, 8LD SOIC package
Package	MF = Dual SN = Plast	Flat, No Lead (3) ic SOIC (150 mil	k3mm Body), 8-Lead Body), 8-Lead		e)	MCP14628T-E/SNVAO*	*:Tape and Reel, 2A Synchronous Driver, 8LD SOIC package, Automotive Qualified
Qualification:	(Blank)= Stand VAO = Auton	lard Part notive AEC-Q100	Qualified			** Example of auto	motive part that can be set up.

NOTES:

Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality. ISBN: 978-1-6683-4103-2



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Tel: 82-2-554-7200

Tel: 60-3-7651-7906

Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung

Tel: 84-28-5448-2100

Netherlands - Drunen Tel: 31-416-690399

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Korea - Seoul

Malaysia - Kuala Lumpur

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore

Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh

China - Zhuhai