

### 2.0A Dual High-Speed Power MOSFET Driver With Enable

#### Features

- High Peak Output Current: 2.0A (typical)
- Independent Enable Function for Each Driver
   Output
- Wide Input Supply Voltage Operating Range:
   4.5V to 18V
- Low Shoot-Through/Cross-Conduction Current in Output Stage
- High Capacitive Load Drive Capability:
  - t<sub>R</sub>: 12 ns with 1000 pF load (typical)
  - t<sub>F</sub>: 15 ns with 1000 pF load (typical)
- Short Delay Times: 45 ns (typical)
- Low Supply Current:
  - With Logic '1' Input/Enable 1 mA (typical)
  - With Logic '0' Input/Enable 300 µA (typical)
- Latch-up Protected: Passed JEDEC JESD78A
- Logic Input will Withstand Negative Swing, up to 5V
- Space-Saving Packages:
  - 8-Lead SOIC, PDIP, 6x5 DFN

#### Applications

- Switch Mode Power Supplies
- Pulse Transformer Drive
- · Line Drivers
- Motor and Solenoid Drive

#### **General Description**

The MCP14E6/7/8 devices are high-speed MOSFET drivers, capable of providing 2.0A of peak current. The dual inverting, dual non-inverting and complementary outputs are directly controlled from either TTL or CMOS (3V to 18V). These devices also feature low shoot-through current, fast rise/fall times and propagation delays, which make them ideal for high switching frequency applications.

The MCP14E6/7/8 devices operate from a 4.5V to 18V single power supply and can easily charge and discharge 1000 pF of MOSFET gate capacitance. They provide low enough impedances, in both the ON and OFF states, to ensure the MOSFETs' intended state will not be affected, even by large transients.

The additional control of the MCP14E6/7/8 outputs is allowed by the use of separate enable functions. The ENB\_A and ENB\_B pins are active-high and are internally pulled up to  $V_{DD}$ . The pins may be left floating for standard operation.

The MCP14E6/7/8 dual output, 2.0A driver family is offered in both surface-mount and pin-through-hole packages with a -40°C to +125°C temperature rating. The low thermal resistance of the thermally enhanced DFN package allows greater power dissipation capability for driving heavier capacitive or resistive loads.

These devices are highly latch-up resistant under any conditions within their power and voltage ratings. They are not subject to damage when up to 5V of noise spiking (of either polarity) occurs on the ground pin. The devices are fully latch-up protected when tested according to JEDEC JESD78A. All terminals are fully protected against Electrostatic Discharge (ESD), up to 4 kV (HBM) or 400V (MM).

#### Package Types

|                   | MCP1                              | 4E7             |           | MCP                              | 14E7              |
|-------------------|-----------------------------------|-----------------|-----------|----------------------------------|-------------------|
| PDIP,             | SOIC                              | MCP14E8         | 6x5 DFN*  | MCP14E6<br>↓                     | MCP14E8           |
| ENB_A 1           | 8 ENB_B ENE                       | B_B_ENB_B       | ENB_A 1 ° | 8 ENB_B EN                       | IB_B ENB_B        |
| IN A 2            | 7 OUTA OU                         | ΓΑ Ουτα         | IN A 2 EP | 7 OUT A OL                       | JTA OUTA          |
| GND 3             | 6 V <sub>DD</sub> V <sub>DD</sub> | V <sub>DD</sub> | GND 3 9   | 6 V <sub>DD</sub> V <sub>D</sub> | D V <sub>DD</sub> |
| IN B 4            | 5 OUT B OU                        | FB OUTB         | IN B 4    | 5 OUT B OU                       | JT B OUT B        |
|                   |                                   |                 |           |                                  |                   |
| * Includes Expose | d Thermal Pad (EP); see           | Table 3-1.      |           |                                  |                   |

### Functional Block Diagram<sup>(1)</sup>



#### 1.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings<sup>†</sup>

| Supply Voltage  | +20V                                   |
|---|--|
| Input Voltage   | (V <sub>DD</sub> + 0.3V) to (GND – 5V) |
| Enable Voltage  | (V <sub>DD</sub> + 0.3V) to (GND – 5V) |
| Input Current (V <sub>IN</sub> > V <sub>DD</sub> )              | 50 mA                                  |
| Package Power Dissipation (T <sub>A</sub> = +50 <sup>o</sup> C) |  |
| 8L-DFN  | Note 3                                 |
| 8L-PDIP   |  |
| 8L-SOIC   |  |
|   |  |

**† Notice:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS<sup>(2)</sup>

| <b>Electrical Specifications:</b> Unless otherwise indicated, $T_A = +25^{\circ}C$ , with $4.5V \le V_{DD} \le 18V$ . |                   |                  |     |                       |       |  |  |  |  |
|---|-------------------|------------------|-----|-----------------------|-------|--|--|--|--|
| Parameters  | Sym               | Min              | Тур | Max                   | Units | Conditions   |  |  |  |
| Input   |                   |                  |     |                       |       |  |  |  |  |
| Logic '1', High Input Voltage   | V <sub>IH</sub>   | 2.4              | 1.5 | —                     | V     |  |  |  |  |
| Logic '0', Low Input Voltage  | V <sub>IL</sub>   | —                | 1.3 | 0.8                   | V     |  |  |  |  |
| Input Current   | I <sub>IN</sub>   | -1               | _   | 1                     | μA    | $0V \le V_{IN} \le V_{DD}$                                 |  |  |  |
| Input Voltage   | V <sub>IN</sub>   | -5               | _   | V <sub>DD</sub> + 0.3 | V     |  |  |  |  |
| Output  |                   |                  |     |                       |       |  |  |  |  |
| High Output Voltage   | V <sub>OH</sub>   | $V_{DD} - 0.025$ | _   | —                     | V     | DC Test  |  |  |  |
| Low Output Voltage  | V <sub>OL</sub>   | —                | _   | 0.025                 | V     | DC Test  |  |  |  |
| Output Resistance, High   | R <sub>OH</sub>   | —                | 5   | 8                     | Ω     | I <sub>OUT</sub> = 10 mA, V <sub>DD</sub> = 18V            |  |  |  |
| Output Resistance, Low  | R <sub>OL</sub>   | —                | 5   | 8                     | Ω     | I <sub>OUT</sub> = 10 mA, V <sub>DD</sub> = 18V            |  |  |  |
| Peak Output Current   | I <sub>PK</sub>   | —                | 2   | —                     | Α     | V <sub>DD</sub> = 18V <sup>(2)</sup>                       |  |  |  |
| Switching Time <sup>(1)</sup>   |                   |                  |     |                       |       |  |  |  |  |
| Rise Time   | t <sub>R</sub>    | _                | 12  | 30                    | ns    | <b>Figure 4-1, Figure 4-2,</b><br>C <sub>L</sub> = 1000 pF |  |  |  |
| Fall Time   | t <sub>F</sub>    | _                | 15  | 35                    | ns    | <b>Figure 4-1, Figure 4-2,</b><br>C <sub>L</sub> = 1000 pF |  |  |  |
| Propagation Delay Time  | t <sub>D1</sub>   | —                | 45  | 55                    | ns    | Figure 4-1, Figure 4-2                                     |  |  |  |
| Propagation Delay Time  | t <sub>D2</sub>   | —                | 45  | 55                    | ns    | Figure 4-1, Figure 4-2                                     |  |  |  |
| Enable Function (ENB_A, EN  | IB_B)             |                  |     |                       |       |  |  |  |  |
| High-Level Input Voltage  | V <sub>EN_H</sub> | 2.4              | 1.6 | —                     | V     | V <sub>DD</sub> = 12V, Low-to-High Transition              |  |  |  |
| Low-Level Input Voltage   | V <sub>EN_L</sub> | —                | 1.2 | 0.8                   | V     | V <sub>DD</sub> = 12V, High-to-Low Transition              |  |  |  |
| Hysteresis  | V <sub>HYST</sub> | —                | 400 |                       | mV    |  |  |  |  |
| Enable Pull-up Impedance  | R <sub>ENBL</sub> | 0.7              | 1.6 | 3.0                   | MΩ    | V <sub>DD</sub> = 14V, ENBL = GND                          |  |  |  |
| Enable Pin Leakage Current  | I <sub>ENBL</sub> | —                | 10  | —                     | μA    | V <sub>DD</sub> = 12V,<br>ENB_A = ENB_B = GND              |  |  |  |

**Note 1:** Switching times are ensured by design.

2: Tested during characterization, not production tested.

3: Package power dissipation is dependent on the copper pad area of the PCB.

### DC CHARACTERISTICS<sup>(2)</sup> (CONTINUED)

| <b>Electrical Specifications:</b> Unless otherwise indicated, $T_A = +25^{\circ}C$ , with $4.5V \le V_{DD} \le 18V$ . |                 |     |      |      |       |   |  |  |  |
|---|-----------------|-----|------|------|-------|---|--|--|--|
| Parameters  | Sym             | Min | Тур  | Max  | Units | Conditions  |  |  |  |
| Propagation Delay Time  | t <sub>D3</sub> | —   | 35   | 65   | ns    | V <sub>DD</sub> = 12V, Figure 4-3                                       |  |  |  |
| Propagation Delay Time  | t <sub>D4</sub> | _   | 35   | 65   | ns    | V <sub>DD</sub> = 12V, Figure 4-3                                       |  |  |  |
| Power Supply  |                 |     |      |      |       |   |  |  |  |
| Supply Voltage  | V <sub>DD</sub> | 4.5 | _    | 18.0 | V     |   |  |  |  |
| Supply Current  | I <sub>DD</sub> | _   | 1000 | 1800 | μΑ    | V <sub>IN_A</sub> = 3V, V <sub>IN_B</sub> = 3V,<br>ENB_A = ENB_B = High |  |  |  |
|   | I <sub>DD</sub> | —   | 600  | 900  | μA    | V <sub>IN_A</sub> = 0V, V <sub>IN_B</sub> = 0V,<br>ENB_A = ENB_B = High |  |  |  |
|   | I <sub>DD</sub> | —   | 800  | 1600 | μA    | V <sub>IN_A</sub> = 3V, V <sub>IN_B</sub> = 0V,<br>ENB_A = ENB_B = High |  |  |  |
|   | I <sub>DD</sub> | —   | 800  | 1600 | μA    | V <sub>IN_A</sub> = 0V, V <sub>IN_B</sub> = 3V,<br>ENB_A = ENB_B = High |  |  |  |
|   | I <sub>DD</sub> | —   | 600  | 1000 | μA    | $V_{IN\_A} = 3V, V_{IN\_B} = 3V,$<br>ENB_A = ENB_B = Low                |  |  |  |
|   | I <sub>DD</sub> | —   | 300  | 450  | μA    | V <sub>IN_A</sub> = 0V, V <sub>IN_B</sub> = 0V,<br>ENB_A = ENB_B = Low  |  |  |  |
|   | I <sub>DD</sub> | _   | 500  | 800  | μA    | V <sub>IN_A</sub> = 3V, V <sub>IN_B</sub> = 0V,<br>ENB_A = ENB_B = Low  |  |  |  |
|   | I <sub>DD</sub> | _   | 500  | 800  | μA    | $V_{IN\_A} = 0V, V_{IN\_B} = 3V,$<br>ENB_A = ENB_B = Low                |  |  |  |

Note 1: Switching times are ensured by design.

2: Tested during characterization, not production tested.

3: Package power dissipation is dependent on the copper pad area of the PCB.

### DC CHARACTERISTICS (OVER OPERATING TEMP. RANGE)<sup>(2)</sup>

| <b>Electrical Specifications:</b> Unless otherwise indicated, operating temperature range with $4.5V \le V_{DD} \le 18V$ . |                 |                         |     |       |       |  |  |  |  |
|--|-----------------|-------------------------|-----|-------|-------|--|--|--|--|
| Parameters   | Sym             | Min                     | Тур | Max   | Units | Conditions   |  |  |  |
| Input  |                 |                         |     |       |       |  |  |  |  |
| Logic '1', High Input Voltage  | V <sub>IH</sub> | 2.4                     | _   | _     | V     |  |  |  |  |
| Logic '0', Low Input Voltage   | V <sub>IL</sub> | —                       | _   | 0.8   | V     |  |  |  |  |
| Input Current  | I <sub>IN</sub> | -10                     | _   | +10   | μA    | $0V \le V_{IN} \le V_{DD}$                                 |  |  |  |
| Output   |                 |                         |     |       |       |  |  |  |  |
| High Output Voltage  | V <sub>OH</sub> | V <sub>DD</sub> - 0.025 | _   | _     | V     | DC Test  |  |  |  |
| Low Output Voltage   | V <sub>OL</sub> | —                       | _   | 0.025 | V     | DC Test  |  |  |  |
| Output Resistance, High  | R <sub>OH</sub> | —                       | 8   | 11    |       | I <sub>OUT</sub> = 10 mA, V <sub>DD</sub> = 18V            |  |  |  |
| Output Resistance, Low   | R <sub>OL</sub> | —                       | 8   | 11    | Ω     | I <sub>OUT</sub> = 10 mA, V <sub>DD</sub> = 18V            |  |  |  |
| Switching Time <sup>(1)</sup>  |                 |                         |     |       |       |  |  |  |  |
| Rise Time  | t <sub>R</sub>  | _                       | 23  | 35    | ns    | <b>Figure 4-1, Figure 4-2,</b><br>C <sub>L</sub> = 1000 pF |  |  |  |
| Fall Time  | t <sub>F</sub>  | —                       | 23  | 40    | ns    | <b>Figure 4-1, Figure 4-2,</b><br>C <sub>L</sub> = 1000 pF |  |  |  |
| Propagation Delay Time   | t <sub>D1</sub> |                         | 50  | 65    | ns    | Figure 4-1, Figure 4-2                                     |  |  |  |
| Propagation Delay Time   | t <sub>D2</sub> | _                       | 50  | 65    | ns    | Figure 4-1, Figure 4-2                                     |  |  |  |

**Note 1:** Switching times are ensured by design.

2: Tested during characterization, not production tested.

## DC CHARACTERISTICS (OVER OPERATING TEMP. RANGE)<sup>(2)</sup> (CONTINUED)

| <b>Electrical Specifications:</b> Unless otherwise indicated, operating temperature range with $4.5V \le V_{DD} \le 18V$ . |                                |     |      |      |       |   |  |  |  |  |  |
|--|--------------------------------|-----|------|------|-------|---|--|--|--|--|--|
| Parameters   | Sym                            | Min | Тур  | Мах  | Units | Conditions  |  |  |  |  |  |
| Enable Function (ENB_A, EN   | Enable Function (ENB_A, ENB_B) |     |      |      |       |   |  |  |  |  |  |
| High-Level Input Voltage   | V <sub>EN_H</sub>              | 2.4 | —    |      | V     | V <sub>DD</sub> = 12V, Low-to-High Transition                           |  |  |  |  |  |
| Low-Level Input Voltage  | V <sub>EN_L</sub>              | —   | —    | 0.8  | V     | V <sub>DD</sub> = 12V, High-to-Low Transition                           |  |  |  |  |  |
| Hysteresis   | V <sub>HYST</sub>              |     | 0.4  |      | V     |   |  |  |  |  |  |
| Enable Pull-up Impedance   | R <sub>ENBL</sub>              | 0.7 | 1.6  | 3.0  | MΩ    | V <sub>DD</sub> = 14V,<br>ENB_A = ENB_B = GND                           |  |  |  |  |  |
| Propagation Delay Time   | t <sub>D3</sub>                |     | 60   | 80   | ns    | V <sub>DD</sub> = 12V, <b>Figure 4-3</b>                                |  |  |  |  |  |
| Propagation Delay Time   | t <sub>D4</sub>                |     | 70   | 85   | ns    | V <sub>DD</sub> = 12V, <b>Figure 4-3</b>                                |  |  |  |  |  |
| Power Supply   |                                |     |      |      |       |   |  |  |  |  |  |
| Supply Voltage   | V <sub>DD</sub>                | 4.5 | —    | 18.0 | V     |   |  |  |  |  |  |
| Supply Current   | I <sub>DD</sub>                | _   | 1400 | 2200 | μA    | V <sub>IN_A</sub> = 3V, V <sub>IN_B</sub> = 3V,<br>ENB_A = ENB_B = High |  |  |  |  |  |
|  | I <sub>DD</sub>                | —   | 800  | 1100 | μA    | V <sub>IN_A</sub> = 0V, V <sub>IN_B</sub> = 0V,<br>ENB_A = ENB_B = High |  |  |  |  |  |
|  | I <sub>DD</sub>                | —   | 1300 | 2000 | μA    | V <sub>IN_A</sub> = 3V, V <sub>IN_B</sub> = 0V,<br>ENB_A = ENB_B = High |  |  |  |  |  |
|  | I <sub>DD</sub>                | —   | 1300 | 2000 | μA    | V <sub>IN_A</sub> = 0V, V <sub>IN_B</sub> = 3V,<br>ENB_A = ENB_B = High |  |  |  |  |  |
|  | I <sub>DD</sub>                | —   | 800  | 1200 | μA    | V <sub>IN_A</sub> = 3V, V <sub>IN_B</sub> = 3V,<br>ENB_A = ENB_B = Low  |  |  |  |  |  |
|  | I <sub>DD</sub>                | —   | 500  | 600  | μA    | V <sub>IN_A</sub> = 0V, V <sub>IN_B</sub> = 0V,<br>ENB_A = ENB_B = Low  |  |  |  |  |  |
|  | I <sub>DD</sub>                | _   | 600  | 900  | μA    | V <sub>IN_A</sub> = 3V, V <sub>IN_B</sub> = 0V,<br>ENB_A = ENB_B = Low  |  |  |  |  |  |
|  | I <sub>DD</sub>                | _   | 600  | 900  | μA    | $V_{IN\_A} = 0V, V_{IN\_B} = 3V,$<br>ENB_A = ENB_B = Low                |  |  |  |  |  |

**Note 1:** Switching times are ensured by design.

2: Tested during characterization, not production tested.

#### **TEMPERATURE CHARACTERISTICS**

| <b>Electrical Specifications:</b> Unless otherwise noted, all parameters apply with $4.5V \le V_{DD} \le 18V$ . |                |     |       |      |       |  |  |  |  |
|---|----------------|-----|-------|------|-------|--|--|--|--|
| Parameters  | Sym            | Min | Тур   | Max  | Units | Conditions   |  |  |  |
| Temperature Ranges  |                |     |       |      |       |  |  |  |  |
| Specified Temperature Range   | Τ <sub>Α</sub> | -40 | _     | +125 | °C    |  |  |  |  |
| Maximum Junction Temperature  | Τ <sub>J</sub> | —   | _     | +150 | °C    |  |  |  |  |
| Storage Temperature Range   | Τ <sub>Α</sub> | -65 | _     | +150 | °C    |  |  |  |  |
| Package Thermal Resistances   |                |     |       |      |       |  |  |  |  |
| Thermal Resistance, 8L-6x5 DFN  | $\theta_{JA}$  | —   | 35.7  | _    | °C/W  | Typical four-layer board with vias to ground plane |  |  |  |
| Thermal Resistance, 8L-PDIP   | $\theta_{JA}$  |     | 89.3  | _    | °C/W  |  |  |  |  |
| Thermal Resistance, 8L-SOIC   | $\theta_{JA}$  | _   | 149.5 | _    | °C/W  |  |  |  |  |

#### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.





FIGURE 2-1: Rise Time vs. Supply Voltage.



FIGURE 2-2: Rise Time vs. Capacitive Load.



**FIGURE 2-3:** Temperature.

Rise and Fall Times vs.



FIGURE 2-4: Fall Time vs. Supply Voltage.



FIGURE 2-5: Fall Time vs. Capacitive Load.



FIGURE 2-6: Amplitude.

Propagation Delay vs. Input

Note: Unless otherwise indicated,  $T_A$  = +25°C with 4.5V  $\leq V_{DD} \leq$  18V.



FIGURE 2-7: Propagation Delay Time vs. Supply Voltage.



FIGURE 2-8: C Supply Voltage.



*FIGURE 2-9:* Output Resistance (Output High) vs. Supply Voltage.



**FIGURE 2-10:** Propagation Delay Time vs. Temperature.



**FIGURE 2-11:** Quiescent Current vs. Temperature.



FIGURE 2-12: Output Resistance (Output Low) vs. Supply Voltage.

Note: Unless otherwise indicated,  $T_A$  = +25°C with 4.5V  $\leq V_{DD} \leq$  18V.







*FIGURE 2-14:* Supply Current vs. Capacitive Load.



FIGURE 2-15: Capacitive Load.





Supply Current vs.



FIGURE 2-17: Supply Current vs. Frequency.



FIGURE 2-18: Supply Current vs. Frequency.

Note: Unless otherwise indicated,  $T_A$  = +25°C with 4.5V  $\leq V_{DD} \leq$  18V.







FIGURE 2-20: Input Threshold vs. Supply Voltage.



*FIGURE 2-21:* Enable Threshold vs. Temperature.



**FIGURE 2-22:** Enable Hysteresis vs. Temperature.



#### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

| PDIP, SOIC, |                 | Symbol          |                 | Description  |
|-------------|-----------------|-----------------|-----------------|--|
| 6x5 DFN     | MCP14E6         | MCP14E7         | MCP14E8         | Description  |
| 1           | ENB_A           | ENB_A           | ENB_A           | Output A Enable  |
| 2           | IN A            | IN A            | IN A            | Input A  |
| 3           | GND             | GND             | GND             | Ground   |
| 4           | IN B            | IN B            | IN B            | Input B  |
| 5           | OUT B           | OUT B           | OUT B           | Output B   |
| 6           | V <sub>DD</sub> | V <sub>DD</sub> | V <sub>DD</sub> | Supply Input   |
| 7           | OUTA            | OUT A           | OUT A           | Output A   |
| 8           | ENB_B           | ENB_B           | ENB_B           | Output B Enable  |
| 9           | EP              | EP              | EP              | Exposed Metal Pad ( <b>DFN package only</b> ). Exposed pad is electrically isolated. |

#### TABLE 3-1: PIN FUNCTION TABLE

#### 3.1 Enable A (ENB\_A)

The ENB\_A pin is the enable control for Output A. This enable pin is internally pulled up to  $V_{DD}$  for active-high operation and can be left floating for standard operation. When the ENB\_A pin is pulled below the enable pin, Low Level Input Voltage ( $V_{EN\_L}$ ), Output A will be in the OFF state, regardless of the input pin state.

#### 3.2 Control Inputs A and B (IN A; IN B)

The MOSFET driver inputs are a high-impedance TTL/CMOS compatible input. The inputs also have hysteresis between the high and low input levels, allowing them to be driven from slow rising and falling signals, and to provide noise immunity.

#### 3.3 Ground (GND)

Ground is the device return pin. The ground pin should have a low-impedance connection to the bias supply source return. High peak currents will flow out the ground pin when the capacitive load is being discharged.

#### 3.4 Outputs A and B (OUT A; OUT B)

Outputs, A and B, are CMOS push-pull outputs that are capable of sourcing and sinking 2.0A of peak current ( $V_{DD}$  = 18V). The low output impedance ensures the gate of the MOSFET will stay in the intended state, even during large transients.

#### 3.5 Supply Input (V<sub>DD</sub>)

 $V_{DD}$  is the bias supply input for the MOSFET driver and has a voltage range of 4.5V to 18V. This input must be decoupled to ground with a local ceramic capacitor. This bypass capacitor provides a localized lowimpedance path for the peak currents that are provided to the load.

#### 3.6 Enable B (ENB\_B)

The ENB\_B pin is the enable control for Output B. This enable pin is internally pulled up to  $V_{DD}$  for active-high operation, and can be left floating for standard operation. When the ENB\_B pin is pulled below the enable pin, Low-Level Input Voltage ( $V_{EN_L}$ ), Output B will be in the OFF state, regardless of the input pin state.

#### 3.7 Exposed Metal Pad (EP)

The exposed metal pad of the DFN package is not internally connected to any potential. Therefore, this pad can be connected to a ground plane, or other copper plane on a printed circuit board, to aid in heat removal from the package.

#### 4.0 APPLICATION INFORMATION

#### 4.1 General Information

MOSFET drivers are high-speed, high-current devices which are intended to source/sink high-peak currents to charge/discharge the gate capacitance of external MOSFETs, or insulated gate bipolar transistors (IGBTs). In high-frequency switching power supplies, the Pulse-Width Modulation (PWM) controller may not have the drive capability to directly drive the power MOSFET. MOSFET drivers, like the MCP14E6/7/8 family, can be used to provide additional source/sink current capability.

An additional degree of control has been added to the MCP14E6/7/8 family. There are seperate enable functions for each driver that allow for the immediate termination of the output pulse, regardless of the state of the input signal.

#### 4.2 MOSFET Driver Timing

The ability of a MOSFET driver to transition from a fully OFF state to a fully ON state are characterized by the drivers' rise time ( $t_R$ ), fall time ( $t_F$ ) and propagation delays ( $t_{D1}$  and  $t_{D2}$ ). The MCP14E6/7/8 family of drivers can typically charge and discharge a 1000 pF load capacitance, in approximately 12 ns, along with a typical matched propagation delay of 45 ns. Figure 4-1 and Figure 4-2 show the test circuit and timing waveform used to verify the MCP14E6/7/8 timing.



FIGURE 4-1: Inverting Driver Timing Waveform.



FIGURE 4-2: Non-Inverting Driver Timing Waveform.

#### 4.3 Enable Function

The ENB\_A and ENB\_B enable pins allow the independent control of OUT A and OUT B, respectively. They are active-high and are internally pulled up to  $V_{DD}$  so that the default state is to enable the driver. These pins can be left floating for normal operation.

When an enable pin voltage is above enable pin high threshold voltage,  $(V_{EN_{-}H})$ , that driver output is enabled and allowed to react to changes in the INPUT pin voltage state. Similarly, when the enable pin voltage falls below the enable pin low threshold voltage,  $(V_{EN_{-}L})$ , that driver output is disabled and does not respond to the changes in the INPUT pin voltage state. When the driver is disabled, the output goes to a low state. Refer to Table 4-1 for enable pin logic. The threshold voltages of the enable function are compatible with logic levels. Hysteresis is provided to help increase the noise immunity of the enable function, avoiding false triggers of the enable signal during driver switching. For robust designs, it is recommended that the slew rate of the enable pin signal be greater than 1V/ns.

There are propagation delays associated with the driver receiving an enable signal and the output reacting. These propagation delays,  $t_{D3}$  and  $t_{D4}$ , are graphically represented in Figure 4-3.

#### TABLE 4-1: ENABLE PIN LOGIC

|       |       |      |      | MCP14E6 |       | MCP   | 14E7  | MCP14E8 |       |
|-------|-------|------|------|---------|-------|-------|-------|---------|-------|
| ENB_A | ENB_B | IN A | IN B | OUT A   | OUT B | OUT A | OUT B | OUT A   | OUT B |
| Н     | Н     | Н    | Н    | L       | L     | Н     | Н     | L       | Н     |
| Н     | Н     | Н    | L    | L       | Н     | Н     | L     | L       | L     |
| Н     | Н     | L    | Н    | Н       | L     | L     | Н     | Н       | Н     |
| Н     | Н     | L    | L    | Н       | Н     | L     | L     | Н       | L     |
| L     | L     | Х    | Х    | L       | L     | L     | L     | L       | L     |



FIGURE 4-3: Enable Timing Waveform.

#### 4.4 Decoupling Capacitors

Careful layout and decoupling capacitors are highly recommended when using MOSFET drivers. Large currents are required to charge and discharge capacitive loads quickly. For example, approximately 1.8A are needed to charge a 1000 pF load with 18V in 10 ns.

To operate the MOSFET driver over a wide frequency range, with low supply impedance, a ceramic and low-ESR film capacitors are recommended to be placed in parallel between the driver,  $V_{DD}$  and GND. A 1.0  $\mu$ F low-ESR film capacitor and a 0.1  $\mu$ F ceramic capacitor placed between pins, 6 and 3, should be used. These capacitors should be placed close to the driver to minimize the circuit board parasitics and provide a local source for the required current.

#### 4.5 PCB Layout Considerations

Proper PCB layout is important in a high-current, fast switching circuit to provide proper device operation and robustness to the design. The PCB trace loop area and inductance should be minimized by the use of ground planes or trace under MOSFET gate drive signals, separate analog and power grounds, and local driver decoupling.

Placing a ground plane beneath the MCP14E6/7/8 will help as a radiated noise shield, as well as providing some heat sinking for power dissipated within the device.

#### 4.6 Power Dissipation

The total internal power dissipation in a MOSFET driver is the summation of three separate power dissipation elements (Figure 4-1).

EQUATION 4-1:

|          | Р | $P_T = P_L + P_Q + P_{CC}$  |
|----------|---|-----------------------------|
| Where:   |   |                             |
| $P_T$    | = | Total Power Dissipation     |
| $P_L$    | = | Load Power Dissipation      |
| $P_Q$    | = | Quiesent Power Dissipation  |
| $P_{CC}$ | = | Operating Power Dissipation |

#### 4.6.1 CAPACITIVE LOAD DISSIPATION

The power dissipation caused by a capacitive load is a direct function of frequency, total capacitive load and supply voltage. The power lost in the MOSFET driver for a complete charging and discharging cycle of a MOSFET is:

**EQUATION 4-2:** 

$$P_{L} = f \times C_{T} \times V_{DD}^{2}$$
Where:  

$$f = \text{Switching frequency}$$

$$C_{T} = \text{Total load capacitance}$$

$$V_{DD} = \text{MOSFET driver supply voltage}$$

#### 4.6.2 QUIESCENT POWER DISSIPATION

The power dissipation associated with the quiescent current draw depends upon the state of the input pin. The MCP14E6/7/8 devices have a quiescent current draw with a Logic '1' on the input pin of 1 mA (typical) and 300  $\mu$ A (typical) with a Logic '0'. The quiescent power dissipation is:

**EQUATION 4-3:** 

$$P_Q = (I_{QH} \times D + I_{QL} \times (1 - D)) \times V_{DD}$$

Where:

 $I_{QH}$  = Quiescent Current in the High State

D =Duty Cycle

- $I_{QL}$  = Quiescent Current in the Low State
- V<sub>DD</sub> = MOSFET Driver Supply Voltage

#### 4.6.3 OPERATING POWER DISSIPATION

The operating power dissipation occurs each time the MOSFET driver output transitions, because for a very short period of time, both MOSFETs in the output stage are ON, simultaneously. This cross-conduction current leads to a power dissipation described as:

#### **EQUATION 4-4:**

$$P_{CC} = CC \times f \times V_{DD}$$

Where:

$$CC$$
 = Cross-Conduction Constant (A \* sec)

f =Switching Frequency

*V<sub>DD</sub>* = MOSFET Driver Supply Voltage

#### 5.0 PACKAGING INFORMATION

#### 5.1 Package Marking Information







8-Lead SOIC (.150")









| Legend | : XXX<br>Y<br>YY<br>WW<br>NNN<br>@3<br>* | Customer-specific information<br>Year code (last digit of calendar year)<br>Year code (last 2 digits of calendar year)<br>Week code (week of January 1 is week '01')<br>Alphanumeric traceability code<br>Pb-free JEDEC designator for Matte Tin (Sn)<br>This package is Pb-free. The Pb-free JEDEC designator (@3)<br>can be found on the outer packaging for this package. |
|--------|--|--|
| Note:  | be carrie                                | nt the full Microchip part number cannot be marked on one line, it will<br>d over to the next line, thus limiting the number of available<br>s for customer-specific information.  |

#### 8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-122 Rev D Sheet 1 of 2

#### 8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                         | Units  |          |          |      |  |
|-------------------------|--------|----------|----------|------|--|
| Dimension               | Limits | MIN      | NOM      | MAX  |  |
| Number of Terminals     | Ν      |          | 8        |      |  |
| Pitch                   | е      |          | 1.27 BSC |      |  |
| Overall Height          | Α      | 0.80     | 0.85     | 1.00 |  |
| Standoff                | A1     | 0.00     | 0.02     | 0.05 |  |
| Terminal Thickness      | A3     | 0.20 REF |          |      |  |
| Overall Length          | D      | 5.00 BSC |          |      |  |
| Exposed Pad Length      | D2     | 3.90     | 4.00     | 4.10 |  |
| Overall Width           | E      |          | 6.00 BSC |      |  |
| Exposed Pad Width       | E2     | 2.20     | 2.30     | 2.40 |  |
| Terminal Width          | b      | 0.30     | 0.40     | 0.50 |  |
| Terminal Length         | L      | 0.50     | 0.60     | 0.75 |  |
| Terminal-to-Exposed-Pad | K      | 0.20     | -        | -    |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package may have one ore more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-122 Rev D Sheet 2 of 2

#### 8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

|                                 | MILLIMETERS      |          |      |      |
|---------------------------------|------------------|----------|------|------|
| Dimension                       | Dimension Limits |          |      | MAX  |
| Contact Pitch                   | E                | 1.27 BSC |      |      |
| Optional Center Pad Length      | X2               |          | 4.10 |      |
| Optional Center Pad Width       | Y2               |          |      | 2.40 |
| Contact Pad Spacing             | С                |          | 5.60 |      |
| Contact Pad Width (X20)         | X1               |          |      | 0.45 |
| Contact Pad Length (X20)        | Y1               |          |      | 1.15 |
| Contact Pad to Center Pad (X20) | G1               | 0.20     |      |      |
| Thermal Via Diameter            | V                |          | 0.30 |      |
| Thermal Via Pitch               | EV               |          | 1.00 |      |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2122 Rev D

#### 8-Lead Plastic Dual In-Line (PA) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









**END VIEW** 

Microchip Technology Drawing No. C04-018-PA Rev F Sheet 1 of 2

#### 8-Lead Plastic Dual In-Line (PA) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





| Units                      |    | INCHES |          |      |  |
|----------------------------|----|--------|----------|------|--|
| Dimension Limits           |    | MIN    | NOM      | MAX  |  |
| Number of Pins             | Ν  | 8      |          |      |  |
| Pitch                      | е  |        | .100 BSC |      |  |
| Top to Seating Plane       | Α  | -      |          |      |  |
| Molded Package Thickness   | A2 | .115   | .130     | .195 |  |
| Base to Seating Plane      | A1 | .015   | -        | -    |  |
| Shoulder to Shoulder Width | E  | .290   | .310     | .325 |  |
| Molded Package Width       | E1 | .240   | .250     | .280 |  |
| Overall Length             | D  | .348   | .365     | .400 |  |
| Tip to Seating Plane       | L  | .115   | .130     | .150 |  |
| Lead Thickness             | С  | .008   | .010     | .015 |  |
| Upper Lead Width           | b1 | .040   | .060     | .070 |  |
| Lower Lead Width           | b  | .014   | .018     | .022 |  |
| Overall Row Spacing §      | eВ | -      | -        | .430 |  |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 5. Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-PA Rev F Sheet 2 of 2

#### 8-Lead Plastic Small Outline (C2X) - Narrow, 3.90 mm (.150 In.) Body [SOIC] Atmel Legacy Global Package Code SWB





Microchip Technology Drawing No. C04-057-C2X Rev K Sheet 1 of 2

#### 8-Lead Plastic Small Outline (C2X) - Narrow, 3.90 mm (.150 In.) Body [SOIC] Atmel Legacy Global Package Code SWB

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units                    |    | MILLIMETERS |             |      |  |
|--------------------------|----|-------------|-------------|------|--|
| Dimension Limits         |    | MIN         | NOM         | MAX  |  |
| Number of Pins           | N  |             | 8           |      |  |
| Pitch                    | е  |             | 1.27 BSC    |      |  |
| Overall Height           | Α  | -           | _           | 1.75 |  |
| Molded Package Thickness | A2 | 1.25        | -           | -    |  |
| Standoff §               | A1 | 0.10        | -           | 0.25 |  |
| Overall Width            | E  | 6.00 BSC    |             |      |  |
| Molded Package Width     | E1 | 3.90 BSC    |             |      |  |
| Overall Length           | D  | 4.90 BSC    |             |      |  |
| Chamfer (Optional)       | h  | 0.25        | 0.25 – 0.50 |      |  |
| Foot Length              | L  | 0.40        | _           | 1.27 |  |
| Footprint                | L1 | 1.04 REF    |             |      |  |
| Lead Thickness           | С  | 0.17        | -           | 0.25 |  |
| Lead Width               | b  | 0.31        | _           | 0.51 |  |
| Lead Bend Radius         | R  | 0.07        | —           | -    |  |
| Lead Bend Radius         | R1 | 0.07        | _           | _    |  |
| Foot Angle               | θ  | 0°          | _           | 8°   |  |
| Mold Draft Angle         | θ1 | 5°          | _           | 15°  |  |
| Lead Angle               | θ2 | 0°          | _           | -    |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-C2X Rev K Sheet 2 of 2

#### 8-Lead Plastic Small Outline (C2X) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

|                         | Units            |  | MILLIMETERS |      |  |  |
|-------------------------|------------------|--|-------------|------|--|--|
| Dimension               | Dimension Limits |  | NOM         | MAX  |  |  |
| Contact Pitch           | Е                |  | 1.27 BSC    |      |  |  |
| Contact Pad Spacing     | С                |  | 5.40        |      |  |  |
| Contact Pad Width (X8)  | X1               |  |             | 0.60 |  |  |
| Contact Pad Length (X8) | Y1               |  |             | 1.55 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-C2X Rev K

#### APPENDIX A: REVISION HISTORY

#### **Revision B (August 2023)**

- Updated Functional Block Diagram.
- Updated Section 5.0, Packaging Information.
- Minor text and format changes throughout.

#### **Revision A (March 2011)**

• Original Release of this Document.

NOTES:

#### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO.           | <u>-X</u>  | <u>/XX</u>  | Exa            | mples:   |  |
|--------------------|--|---|----------------|--|--|
|                    |  | ackage  | a)             | MCP14E6-E/MF:  | 2.0A Dual Inverting<br>MOSFET Driver,<br>Extended Temperature,<br>8LD 6x5 DFN package                |
| Device:            | MCP14E6:       2.0A Dual MOSFET Driver, Inverting         MCP14E6T:       2.0A Dual MOSFET Driver, Inverting,         Tape and Reel (DFN and SOIC only)         MCP14E7:       2.0A Dual MOSFET Driver, Non-Inverting         MCP14E7:       2.0A Dual MOSFET Driver, Non-Inverting,         Tape and Reel (DFN and SOIC only)       Tape and Reel (DFN and SOIC only)         MCP14E8:       2.0A Dual MOSFET Driver, Complementary         MCP14E8:       2.0A Dual MOSFET Driver, Complementary,         MCP14E8:       2.0A Dual MOSFET Driver, Complementary, | b)  | MCP14E6T-E/MF: | 2.0A Dual Inverting<br>MOSFET Driver,<br>Extended Temperature,<br>Tape and Reel<br>8LD 6x5 DFN package |  |
|                    |  | Tape and Reel (DFN and SOIC only)<br>2.0A Dual MOSFET Driver, Complementary                                     | c)             | MCP14E6-E/P:   | 2.0A Dual Inverting<br>MOSFET Driver,<br>Extended Temperature,<br>8LD PDIP package                   |
| Temperature Range: | E = -40  | °C to +125°C  | d)             | MCP14E6-E/SN:  | 2.0A Dual Inverting<br>MOSFET Driver,<br>Extended Temperature,<br>8LD SOIC package                   |
| Package: *         | P = Pla  | al, Flat, No Lead (6x5 mm Body), 8-lead<br>stic DIP, (300 mil body), 8-lead<br>stic SOIC (150 mil Body), 8-lead | e)             | MCP14E6T-E/SN:   | 2.0A Dual Inverting<br>MOSFET Driver,<br>Tape and Reel,<br>Extended Temperature,<br>8LD SOIC package |
|                    |  |   | a)             | MCP14E7-E/MF:  | 2.0A Dual Inverting<br>MOSFET Driver,<br>Extended Temperature,<br>8LD 6x5 DFN package                |
|                    |  |   | b)             | MCP14E7-E/P:   | 2.0A Dual Inverting<br>MOSFET Driver,<br>Extended Temperature,<br>8LD PDIP package                   |
|                    |  |   | c)             | MCP14E7-E/SN:  | 2.0A Dual Inverting<br>MOSFET Driver,<br>Extended Temperature,<br>8LD SOIC package                   |
|                    |  |   | a)             | MCP14E8-E/MF:  | 2.0A Dual Inverting<br>MOSFET Driver,<br>Extended Temperature,<br>8LD 6x5 DFN package                |
|                    |  |   | b)             | MCP14E8-E/P:   | 2.0A Dual Inverting<br>MOSFET Driver,<br>Extended Temperature,<br>8LD PDIP package                   |
|                    |  |   | c)             | MCP14E8-E/SN:  | 2.0A Dual Inverting<br>MOSFET Driver,<br>Extended Temperature,<br>8LD SOIC package                   |

NOTES:

#### Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
  continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-3017-3

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



### **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

lanila

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

**Germany - Rosenheim** Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820