



ESDALC6V1W5

Quad TRANSIL™ array for data protection

Main applications

Where transient overvoltage protection in ESD sensitive equipment is required, such as :

- Computers
- Printers
- Communication systems
- Cellular phones and accessories
- Wireline and wireless telephone sets
- Set top boxes

Features

- 4 Unidirectional Transil functions
- Breakdown voltage:
 $V_{BR} = 6.1$ V minimum
- Low leakage current: $< 1 \mu A$
- Low capacitance: 7.5 pF at 3 V
- Very small PCB area $< 4.2 \text{ mm}^2$ typically


Description

The ESDALCxxxWx are monolithic suppressors designed to protect components connected to data and transmission lines against ESD.

These devices clamp the voltage just above the logic level supply for positive transients, and to a diode drop below ground for negative transients.

Benefits

- High ESD protection level: up to 25 kV
- High integration




SOT323-5L

Order codes

Part Number	Marking
ESDALC6V1W5	C61

ESDALC6V1W5 Functional diagram



Complies with the following standards

IEC61000-4-2

Level 4	15 kV (air discharge) 8 kV (contact discharge)
---------	---

MIL STD 883E - Method 3015-7 Class 3

25 kV HBM (Human Body Model)

TM: TRANSIL is a trademark of STMicroelectronics

1 Characteristics

Table 1. Absolute Ratings ($T_{amb} = 25^{\circ}\text{C}$)

Symbol	Parameter	Value	Unit
P_{PP}	Peak pulse power (8/20 μs)	25	W
T_j	Junction temperature	150	$^{\circ}\text{C}$
T_{stg}	Storage temperature range	-55 to +150	$^{\circ}\text{C}$
T_L	Maximum lead temperature for soldering during 10s	260	$^{\circ}\text{C}$
T_{op}	Operating temperature range ⁽¹⁾	-40 to +150	$^{\circ}\text{C}$

1. The values of the operating parameters versus temperature are given through curves and αT parameter.

1.1 Electrical Characteristics ($T_{amb} = 25^{\circ}\text{C}$)

Symbol	Parameter
V_{RM}	Stand-off voltage
V_{BR}	Breakdown voltage
V_{CL}	Clamping voltage
I_{RM}	Leakage current
I_{PP}	Peak pulse current
I_R	Reverse leakage current
I_F	Forward current
αT	Voltage temperature coefficient
V_F	Forward voltage drop
C	Capacitance
R_d	Dynamic resistance

Part Numbers	V _{BR} @ I _R			I _{RM} @ V _{RM}		R _d	αT	C
	min.	max.		max.		typ. ⁽¹⁾	max. ⁽²⁾	typ. 3V bias
	V	V	mA	μA	V	Ω	10 ⁻⁴ /°C	pF
ESDALC6V1W5	6.1	7.2	1	1	3	1.1	6	7.5

1. Square pulse $I_{pp} = 15\text{ A}$, $t_p = 2.5\text{ }\mu\text{s}$

2. $V_{BR} = aT * (T_{amb} - 25^{\circ}\text{C}) * V_{BR}(25^{\circ}\text{C})$

Figure 1. Peak power dissipation versus initial junction temperature




Figure 2. Peak pulse power versus exponential pulse duration ($T_j \text{ initial} = 25^\circ\text{C}$)




Figure 3. Clamping voltage versus peak pulse current ($T_j \text{ initial} = 25^\circ\text{C}$, rectangular waveform, $t_p = 2.5 \mu\text{s}$)




Figure 4. Capacitance versus reverse applied voltage (typical values)




Figure 5. Relative variation of leakage current versus junction temperature (typical values)




Figure 6. Peak forward voltage drop versus peak forward current (typical values)






Figure 7. ESD response to IEC61000-4-2 (air discharge 15 kV, positive surge)



2 Ordering information scheme



3 Package mechanical data

3.1 SOT323-5L package





Figure 8. Footprint dimensions



In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

4 Ordering information

Part Number	Marking	Package	Weight	Base qty	Delivery mode
ESDALC6V1W5	C61	SOT323-5L	5.4 mg	3000	Tape & reel

5 Revision history

Date	Revision	Changes
Jun-2002	4A	Previous issue
10-Jan-2006	5	Reformatted to current template. Figure 5: Range of T_j extended to 150 °C. Figure 6: Peak forward voltage drop versus peak forward current (typical values) added.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

