Battery-Backed SPI Real-Time Clock/Calendar with Enhanced Features

Device Selection Table

Part Number	EEPROM (Kbits)	Protected EEPROM
MCP795W10	1	Blank
MCP795W20	2	Blank
MCP795W11	1	EUI-48 [™]
MCP795W21	2	EUI-48 [™]
MCP795W12	1	EUI-64 [™]
MCP795W22	2	EUI-64 [™]

Timekeeping Features

- Real-Time Clock/Calendar (RTCC):
 - Hours, minutes, seconds, hundredths of a second, day of week, date, month, year
 - Leap year compensated to 2399
 - 12/24-hour modes
- · Oscillator for 32.768 kHz Crystals:
 - Optimized for 6-9 pF crystals
- · On-Chip Digital Trimming/Calibration:
 - ±1 ppm resolution
 - ±259 ppm range
- · Dual Programmable Alarms
- · Clock Output Function with Selectable Frequency
- Power-Fail Timestamp:
 - Time logged on switchover to and from Battery mode

Low-Power Features

- Wide Voltage Range:
 - Operating voltage range of 1.8V to 3.6V
 - Backup voltage range of 1.3V to 3.6V
- · Low Typical Timekeeping Current:
 - Operating from Vcc: 1.2 µA at 3.0V
 - Operating from VBAT: 1.0 µA at 3.0V
- · Automatic Switchover to Battery Backup

Enhanced Features

- · Programmable Watchdog Timer:
 - Dedicated output pin
 - Cleared via SPI bus or EVHS input
- · Dual Configurable Event Detect Modules:
 - High-Speed Digital Event Detect for programmable pulse count detection
 - Low-Speed Event Detect for programmable switch debouncing

User Memory

- · 64-Byte Battery-Backed SRAM
- 1 Kbit or 2 Kbit EEPROM:
 - Software write-protect
 - Page write up to 8 bytes
 - Endurance: 1M erase/write cycles
- 128-Bit Protected EEPROM Area:
 - Robust write unlock sequence
 - EUI-48™ MAC address (MCP795WX1)
 - EUI-64™ MAC address (MCP795WX2)

Operating Ranges

- · SPI Serial Interface:
 - SPI clock rate up to 5 MHz
- · Temperature Range:
 - Industrial (I): -40°C to +85°C

Packages

· 14-Lead SOIC and TSSOP

Package Types (not to scale)

X1 1 14 Vcc X2 2 13 CLKOUT VBAT 3 12 EVHS WDO 4 11 EVLS IRQ 5 10 SCK	SOIC/TSSOP									
CS 6 9 SI Vss 7 8 SO	X2 2 VBAT 3 WDO 4 IRQ 5 CS 6	13 12 11 10 9	CLKOUT EVHS EVLS SCK SI							

Description

The MCP795WXX Real-Time Clock/Calendar (RTCC) tracks time using internal counters for hours, minutes, seconds, hundredths of a second, days, months, years and day of week. Alarms can be configured on all counters up to and including months. For usage and configuration, the MCP795WXX supports SPI communications up to 5 MHz.

The MCP795WXX is designed to operate using a 32.768 kHz tuning fork crystal with external crystal load capacitors. On-chip digital trimming can be used to adjust for frequency variance caused by crystal tolerance and temperature.

SRAM and timekeeping circuitry are powered from the backup supply when main power is lost, allowing the device to maintain accurate time and the SRAM contents. The times when the device switches over to the backup supply and when primary power returns are both logged by the power-fail timestamp.

The MCP795WXX features 128 bits of EEPROM which is only writable after an unlock sequence, making it ideal for storing a unique ID or other critical information.

The MCP795WX1 and MCP795WX2 are preprogrammed with EUI-48 and EUI-64 addresses, respectively. Custom programming is also available.

Two event detect modules are included on the MCP795WXX. The high-speed event detect module will generate an interrupt after a programmable number of pulses have been detected. The low-speed event detect module can be used to debounce mechanical switches and includes a selectable debounce period.

The MCP795WXX also features an integrated Watchdog Timer peripheral. This allows applications to improve system robustness by moving this functionality outside of the microcontroller.

The MCP795WXX has versatile output options. There is a dedicated pin for outputting a selectable frequency square wave or for use as a general purpose output. Additionally, the alarms can be assigned to either the Watchdog Timer interrupt output or the event detect interrupt output.

FIGURE 1-1: TYPICAL APPLICATION SCHEMATIC




FIGURE 1-2: **BLOCK DIAGRAM** Vcc⊠-Power-Fail Power Control Vss⊠and Switchover Timestamp VBAT 🛛 cs⊠-Control Logic SCK⊠-Configuration SPI Interface and Addressing SI⊠-Hundredths of a so⊠⋖ Second **SRAM EEPROM** Seconds X1⊠-32.768 kHz Clock Divider Minutes Oscillator X2⊠**~** Hours **Digital Trimming** Day of Week Square Wave CLKOUT⊠◄ Output Date Watchdog WDT <u>►</u>⊠WDO Timer Output Logic Month Year Alarms EVHS⊠-Event Interrupt **≻**⊠ĪRQ Detect Output Logic EVLS 🖂

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

DC CHA	ARACTER	ISTICS	Electrical (tics: -40°C to +85	°C	Vcc = 1.8V to 3.6V	
Param. No.	Symbol	Characteristic	Minimum	Typical ⁽²⁾	Maximum	Units	Test Conditions	
D1	VIH	High-Level Input Voltage	0.7 Vcc	_	Vcc + 1	V		
D2	VIL	Low-Level Input	-0.3	_	0.3Vcc	V	Vcc ≥ 2.5V	
		Voltage	-0.3	_	0.2Vcc		Vcc < 2.5V	
D3	Vol	Low-Level Output	_	_	0.4	V	IOL = 2.1 mA, VCC ≥ 2.5V	
		Voltage	_	_	0.2		IOL = 1.0 mA, VCC < 2.5V	
D4	Vон	High-Level Output Voltage	Vcc - 0.5	_	_	V	IOH = -400 μA	
D5	ILI	Input Leakage Current	_	_	±1	μA	CS = Vcc, Vin = Vss or Vcc	
D6	ILO	Output Leakage Current	_	_	±1	μA	CS = Vcc, Vout = Vss or Vcc	
D7	CINT	Pin Capacitance (all inputs and outputs)	_	_	7	pF	Vcc = 3.6V (Note 1) TA = 25°C, f = 1 MHz	
D8	Cosc	Oscillator Pin Capacitance (X1, X2 pins)	_	3	_	pF	Note 1	
D9	ICCEERD	EEPROM Operating Current	_	_	3	mA	Vcc = 3.6V, Fclk = 5 MHz SO = Open	
	ICCEEWR				5	mA	Vcc = 3.6V	
D10	ICCREAD	SRAM/RTCC Operating Current	_	_	3	mA	Vcc = 3.6V, Fclk = 5 MHz SO = Open	
	ICCWRIT E				3	mA	Vcc = 3.6V, Fclk = 5 MHz	
D11	ICCDAT	Vcc Data Retention Current (oscillator off)	_	_	1	μA	Vcc = 3.6V	

Note 1: This parameter is not tested but ensured by characterization.

2: Typical measurements taken at room temperature.

DC CHA	RACTER	STICS (Continued)	Electrical (tics: -40°C to +85	°C	Vcc = 1.8V to 3.6V
Param. No.	Symbol	Characteristic	Minimum	Typical ⁽²⁾	Maximum	Units	Test Conditions
D12	Ісст	Timekeeping Current	_	_	1.2	μA	Vcc = 1.8V, CS = Vcc, EVHS = Vss, EVLS = Vss (Note 1)
			_	1.2	1.8	μA	Vcc = 3.0V, $\overline{\text{CS}}$ = Vcc, EVHS = Vss, EVLS = Vss (Note 1)
			_	_	2.6	μA	Vcc = 3.6V, $\overline{\text{CS}}$ = Vcc, EVHS = Vss, EVLS = Vss (Note 1)
D13	VTRIP	Power-Fail Switchover Voltage	1.3	1.5	1.7	V	
D14	VBAT	Backup Supply Voltage Range	1.3	_	3.6	V	
D15	IBATT	Timekeeping Backup Current	_	_	850	nA	VBAT = 1.3V, VCC = VSS (Note 1)
			_	1000	1200	nA	VBAT = 3.0V, VCC = VSS (Note 1)
				_	2300	nA	VBAT = 3.6V, VCC = VSS (Note 1)
D16	IBATDAT	VBAT Data-Retention Current (oscillator off)		_	850	nA	VBAT = 3.6V, VCC = VSS

Note 1: This parameter is not tested but ensured by characterization.

^{2:} Typical measurements taken at room temperature.

TABLE 1-2: AC CHARACTERISTICS

AC CHA	RACTERI	STICS	Electric Industri	al Charactial (I): TA		: ; to +85°(C Vcc = 1.8V to 3.6V
Param. No.	Symbol	Characteristic	Min.	Typical	Max.	Units	Test Conditions
1	FCLK	Clock Frequency	_	_	5	MHz	2.5V ≤ Vcc < 3.6V
				_	3	MHz	1.8V ≤ Vcc < 2.5V
2	Tcss	CS Setup Time	100	_	_	ns	2.5V ≤ Vcc < 3.6V
			150	_	_	ns	1.8V ≤ Vcc < 2.5V
3	Тсѕн	CS Hold Time	100	_	_	ns	2.5V ≤ Vcc < 3.6V
			150	_	_	ns	1.8V ≤ Vcc < 2.5V
4	Tcsd	CS Disable Time	50	_	_	ns	
5	Tsu	Data Setup Time	20	_	_	ns	2.5V ≤ Vcc < 3.6V
			30	_	_	ns	1.8V ≤ Vcc < 2.5V
6	THD	Data Hold Time	40	_	_	ns	2.5V ≤ Vcc < 3.6V
			50	_	_	ns	1.8V ≤ Vcc < 2.5V
7	Tr	SCK Rise Time	_	_	100	ns	Note 1
8	TF	SCK Fall Time	_	_	100	ns	Note 1
9	Тні	Clock High Time	100	_	_	ns	2.5V ≤ Vcc < 3.6V
			150	_	_	ns	1.8V ≤ Vcc < 2.5V
10	TLO	Clock Low Time	100	_	_	ns	2.5V ≤ Vcc < 3.6V
			150	_	_	ns	1.8V ≤ Vcc < 2.5V
11	TCLD	Clock Delay Time	50	_	_	ns	
12	TCLE	Clock Enable Time	50	_	_	ns	
13	Tv	Output Valid from Clock	_	_	100	ns	2.5V ≤ Vcc < 3.6V
		Low		_	160	ns	1.8V ≤ Vcc < 2.5V
14	Тно	Output Hold Time	0		_	ns	Note 1
15	TDIS	Output Disable Time	_	_	80	ns	2.5V ≤ Vcc < 3.6V (Note 1)
				_	160	ns	1.8V ≤ Vcc < 2.5V (Note 1)
16	Twc	Internal Write Cycle Time	_	_	5	ms	Note 2
17	TFVCC	Vcc Fall Time	300	_	_	μs	Note 1
18	TRVCC	Vcc Rise Time	0	_	_	μs	Note 1
19	Fosc	Oscillator Frequency	_	32.768	_	kHz	
20	Tosf	Oscillator Timeout Period	_	1	_	ms	Note 1
21		Endurance	1M	_	_	E/W cycles	Page Mode, 25°C Vcc = 3.6V (Note 1

Note 1: This parameter is not tested but ensured by characterization.

^{2:} Two begins on the rising edge of $\overline{\text{CS}}$ after a valid write sequence and ends when the internal write cycle is complete.

FIGURE 1-1: SERIAL INPUT TIMING




FIGURE 1-2: SERIAL OUTPUT TIMING





FIGURE 1-3: POWER SUPPLY TRANSITION TIMING



2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data represented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

FIGURE 2-1: TIMEKEEPING BACKUP CURRENT VS. BACKUP SUPPLY VOLTAGE





FIGURE 2-2: TIMEKEEPING CURRENT VS. SUPPLY VOLTAGE



3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

Name	14-pin SOIC	14-pin TSSOP	Pin Function
X1	1	1	Quartz Crystal Input, External Oscillator Input
X2	2	2	Quartz Crystal Output
VBAT	3	3	Battery Backup Supply Input
WDO	4	4	Watchdog Output
ĪRQ	5	5	Interrupt Output
CS	6	6	Chip Select Input
Vss	7	7	Ground
SO	8	8	Serial Data Output
SI	9	9	Serial Data Input
SCK	10	10	Serial Clock Input
EVHS	11	11	High-Speed Event Detect Input
EVLS	12	12	Low-Speed Event Detect Input
CLKOUT	13	13	Square Wave Clock Output
Vcc	14	14	Primary Power Supply

3.1 Chip Select (CS)

A low level on this pin selects the device, whereas a high level deselects the device. A nonvolatile memory programming cycle that is already initiated or is in progress will be completed, regardless of the $\overline{\text{CS}}$ input signal. When the device is deselected, SO goes into the high-impedance state, allowing multiple parts to share the same SPI bus. After power-up, a high-to-low transition on $\overline{\text{CS}}$ is required prior to any sequence being initiated.

3.2 Serial Clock (SCK)

This pin is used to synchronize the communication between a host and the MCP795WXX. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input.

3.3 Serial Input (SI)

This pin is used to transfer data into the device. It receives instructions, addresses and data. Data are latched on the rising edge of the serial clock.

3.4 Serial Output (SO)

This pin is used to transfer data out of the MCP795WXX. During a read cycle, data are shifted out on this pin after the falling edge of the serial clock.

3.5 Oscillator Input/Output (X1, X2)

These pins are used as the connections for an external 32.768 kHz quartz crystal and load capacitors. X1 is the crystal oscillator input and X2 is the output. The MCP795WXX is designed to allow for the use of external load capacitors to provide additional flexibility when choosing external crystals. The MCP795WXX is optimized for crystals with a specified load capacitance of 6-9 pF.

X1 also serves as the external clock input when the MCP795WXX is configured to use an external oscillator.

3.6 Watchdog Output (WDO)

This is an output pin for the Watchdog Timer and, optionally, the alarms. During normal operation, the pin remains high. If a Watchdog Timer overflow occurs, the pin outputs a low pulse. The width of the pulse is user-selectable.

If an alarm output is assigned to the $\overline{\text{WDO}}$ pin, then the pin will output a low pulse when the alarm triggers.

The \overline{WDO} pin is an open-drain output and requires a pull-up resistor to Vcc (typically 10 k Ω). This pin may be left floating if not used.

3.7 Interrupt Output (IRQ)

This is an output pin for the event detect modules and, optionally, the alarms. If an event is detected by either module, then this pin will output a low signal until the interrupt flag has been cleared.

If an alarm output is assigned to the \overline{IRQ} pin, then the pin will output a low signal when the alarm triggers. The pin will remain low until the alarm interrupt flag has been cleared.

The $\overline{\text{IRQ}}$ pin is an open-drain output and requires a pull-up resistor to VCC or VBAT (typically 10 k Ω). This pin may be left floating if not used.

3.8 Square Wave Clock Output (CLKOUT)

This is the output pin for the square wave output function. This pin may be left floating if not used.

3.9 High-Speed Event Detect Input (EVHS)

This pin is used as the input for the high-speed event detect module.

If the high-speed event detect module is not being used, the EVHS pin should be connected to Vcc or Vss.

3.10 Low-Speed Event Detect Input (EVLS)

This pin is used as the input for the low-speed event detect module.

If the low-speed event detect module is not being used, the EVLS pin should be connected to Vcc or Vss.

3.11 Backup Supply (VBAT)

This is the input for a backup supply to maintain the RTCC and SRAM registers during the time when Vcc is unavailable.

Power should be applied to VCC before VBAT.

If the battery backup feature is not being used, the VBAT pin should be connected to Vss.

4.0 SPI BUS OPERATION

The MCP795WXX is designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families, including Microchip's PIC® microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly in software to match the SPI protocol.

The MCP795WXX contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The $\overline{\text{CS}}$ pin must be low for the entire operation.

Table 4-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses, and data are transferred MSb first, LSb last.

Data (SI) are sampled on the first rising edge of SCK after CS goes low.

TABLE 4-1: INSTRUCTION SET SUMMARY

Instruction Name	Instruction Format	Description
EEREAD	0000 0011	Read data from EEPROM array beginning at selected address
EEWRITE	0000 0010	Write data to EEPROM array beginning at selected address
EEWRDI	0000 0100	Reset the write enable latch (disable write operations)
EEWREN	0000 0110	Set the write enable latch (enable write operations)
SRREAD	0000 0101	Read STATUS register
SRWRITE	0000 0001	Write STATUS register
READ	0001 0011	Read data from RTCC/SRAM array beginning at selected address
WRITE	0001 0010	Write data to RTCC/SRAM array beginning at selected address
UNLOCK	0001 0100	Unlock the protected EEPROM block for a write operation
IDWRITE	0011 0010	Write data to the protected EEPROM block beginning at selected address
IDREAD	0011 0011	Read data from the protected EEPROM block beginning at the selected address
CLRWDT	0100 0100	Clear Watchdog Timer
CLRRAM	0101 0100	Clear all SRAM data to '0'

5.0 FUNCTIONAL DESCRIPTION

The MCP795WXX is a highly-integrated Real-Time (RTCC). Using an Clock/Calendar on-board, low-power oscillator, the current time is maintained in hundredths of a second, seconds, minutes, hours, day of week, date, month, and year. The MCP795WXX also features 64 bytes of general purpose SRAM, either 2 Kbits (MCP795W2X) or 1 Kbit (MCP795W1X) of EEPROM, and 16 bytes of protected EEPROM. Two alarm modules allow interrupts to be generated at specific times with flexible comparison options. Digital trimming can be used to compensate for inaccuracies inherent with crystals. Using the backup supply input and an integrated power switch, the MCP795WXX will automatically switch to backup power when primary power is unavailable, allowing the current time and the SRAM contents to be maintained. The timestamp module captures the time when primary power is lost and when it is restored. The Watchdog Timer module can be used to reset an application that has become unresponsive. The high-speed event detect module can be used to detect pulse signals recovered from communication links, while the low-speed event detect module can be used to debounce switches and detect button presses.

The RTCC configuration and STATUS registers are used to access all of the modules featured on the MCP795WXX.

5.1 Memory Organization

The MCP795WXX features four different blocks of memory: the RTCC registers, general purpose SRAM, 2 Kbit EEPROM (1 Kbit for the MCP795W1X) with software write-protect, and protected EEPROM. The RTCC registers and SRAM share the same address space and are accessed through the READ and WRITE instructions. The EEPROM region is accessed using the EEREAD and EEWRITE instructions, and the protected EEPROM is accessed using the IDREAD and IDWRITE instructions. Unused locations are not accessible. The MCP795WXX will not respond if the address is out of range, as shown in the shaded region of the memory maps in Figure 5-1 and Figure 5-2.

The RTCC registers are contained in addresses 0x00-0x1F. Table 5-1 shows the detailed RTCC register map. There are 64 bytes of user-accessible SRAM located in the address range 0x20-0x5F. The SRAM is a separate block from the RTCC registers. All RTCC registers and SRAM locations are maintained while operating from backup power.

FIGURE 5-1: MEMORY MAP FOR MCP795W1X




FIGURE 5-2: MEMORY MAP FOR MCP795W2X




TABLE 5-1: DETAILED RTCC REGISTER MAP

۸۵۵۰	Register Name		Bit 6	Bit 5	Dit 4	Bit 3	Bit 2	Bit 1	Dit 0
Addr.	Register Name	Bit 7	DIL 0		Bit 4		DIL Z	DIL 1	Bit 0
				Section 5.3 "		ı			
00h	RTCHSEC	HSECTEN3	HSECTEN2	HSECTEN1	HSECTEN0	HSECONE3	HSECONE2		HSECONE0
01h	RTCSEC	ST	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
02h	RTCMIN	_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
03h	RTCHOUR	TRIMSIGN	12/24	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
04h	RTCWKDAY	_	_	OSCRUN	PWRFAIL	VBATEN	WKDAY2	WKDAY1	WKDAY0
05h	RTCDATE	_	_	DATETEN1	DATETEN0	DATEONE3	DATEONE2	DATEONE1	DATEONE0
06h	RTCMTH	_	_	LPYR	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
07h	RTCYEAR	YRTEN3	YRTEN2	YRTEN1	YRTEN0	YRONE3	YRONE2	YRONE1	YRONE0
08h	CONTROL	OUT	SQWEN	ALM1EN	ALM0EN	EXTOSC	CRSTRIM	SQWFS1	SQWFS0
09h	OSCTRIM	TRIMVAL7	TRIMVAL6	TRIMVAL5	TRIMVAL4	TRIMVAL3	TRIMVAL2	TRIMVAL1	TRIMVAL0
			S	ection 5.5 "W	atchdog Tin	ner"			
0Ah	WDTCON	WDTEN	WDTIF	WDTDLYEN	WDTPWS	WDTPS3	WDTPS2	WDTPS1	WDTPS0
			S	ection 5.6 "E	vent Detection	on"			
0Bh	EVDTCON	EVHIF	EVLIF	EVHEN	EVLEN	EVWDTEN	EVLPS	EVHCS1	EVHCS0
				Section 5	4 "Alarms"				
0Ch	ALM0SEC	_	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
0Dh	ALM0MIN	_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
0Eh	ALM0HOUR	_	12/ 24⁽²⁾	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
0Fh	ALM0WKDAY	ALM0PIN	ALM0MSK2	ALM0MSK1	ALM0MSK0	ALM0IF	WKDAY2	WKDAY1	WKDAY0
10h	ALM0DATE	_	_	DATETEN1	DATETEN0	DATEONE3	DATEONE2	DATEONE1	DATEONE0
11h	ALM0MTH	_	_	_	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
				Section 5	4 "Alarms"				
12h	ALM1HSEC	HSECTEN3	HSECTEN2	HSECTEN1	HSECTEN0	HSECONE3	HSECONE2	HSECONE1	HSECONE0
13h	ALM1SEC	_	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
14h	ALM1MIN	_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
15h	ALM1HOUR	_	12/ 24⁽²⁾	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
16h	ALM1WKDAY	ALM1PIN	ALM1MSK2	ALM1MSK1	ALM1MSK0	ALM1IF	WKDAY2	WKDAY1	WKDAY0
17h	ALM1DATE	_	_	DATETEN1	DATETEN0	DATEONE3	DATEONE2	DATEONE1	DATEONE0
			Section	on 5.10.1 "Po	wer-Fail Time	estamp"			
				Power-Dow	n Timestam	<u> </u>			
18h	PWRDNMIN	_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
19h	PWRDNHOUR	_	12/24	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
1Ah	PWRDNDATE	_	_	DATETEN1	DATETEN0	DATEONE3	DATEONE2	DATEONE1	DATEONE0
1Bh	PWRDNMTH	WKDAY2	WKDAY1	WKDAY0	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
					Timestamp				
1Ch	PWRUPMIN	_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
1Dh	PWRUPHOUR	_	12/24	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
1Eh	PWRUPDATE	_	_	DATETEN1	DATETEN0	DATEONE3	DATEONE2	DATEONE1	DATEONE0
1Fh	PWRUPMTH	WKDAY2	WKDAY1	WKDAY0	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0

Note 1: Grey areas are unimplemented.

^{2:} The $12\overline{/24}$ bits in the ALMxHOUR registers are read-only and reflect the value of the $12\overline{/24}$ bit in the RTCHOUR register.

5.2 Oscillator Configurations

The MCP795WXX can be operated in two different oscillator configurations: using an external crystal or using an external clock input.


5.2.1 EXTERNAL CRYSTAL

The crystal oscillator circuit on the MCP795WXX is designed to operate with a standard 32.768 kHz tuning fork crystal and matching external load capacitors.

By using external load capacitors, the MCP795WXX allows for a wide selection of crystals. Suitable crystals have a load capacitance (CL) of 6-9 pF. Crystals with a load capacitance of 12.5 pF are not recommended.

Figure 5-3 shows the pin connections when using an external crystal.

FIGURE 5-3: CRYSTAL OPERATION



- **Note 1:** The ST bit must be set to enable the crystal oscillator circuit.
 - **2:** Always verify oscillator performance over the voltage and temperature range that is expected for the application.

5.2.1.1 Choosing Load Capacitors

CL is the effective load capacitance as seen by the crystal and includes the physical load capacitors, pin capacitance and stray board capacitance. Equation 5-1 can be used to calculate CL.

 C_{X1} and C_{X2} are the external load capacitors. They must be chosen to match the selected crystal's specified load capacitance.

Note: If the load capacitance is not correctly matched to the chosen crystal's specified value, the crystal may give a frequency outside of the crystal manufacturer's specifications.

EQUATION 5-1: LOAD CAPACITANCE CALCULATION

$$CL = \frac{C_{X1} \times C_{X2}}{C_{X1} + C_{X2}} + CSTRAY$$

Where:

CL = Effective load capacitance C_{X1} = Capacitor value on X1 + COSC C_{X2} = Capacitor value on X2 + COSCCSTRAY = PCB stray capacitance

5.2.1.2 Layout Considerations

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.


Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to Vss. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 5-4. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate website (www.microchip.com):

- AN1365, "Recommended Usage of Microchip Serial RTCC Devices"
- AN1519, "Recommended Crystals for Microchip Stand-Alone Real-Time Clock Calendar Devices"

FIGURE 5-4: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT




5.2.2 EXTERNAL CLOCK INPUT

A 32.768 kHz external clock source can be connected to the X1 pin (Figure 5-5). When using this configuration, the X2 pin should be left floating.

Note: The EXTOSC bit must be set to enable an external clock source.

FIGURE 5-5: EXTERNAL CLOCK INPUT OPERATION



5.2.3 OSCILLATOR FAILURE STATUS

The MCP795WXX features an oscillator failure flag, OSCRUN, that indicates whether or not the oscillator is running. The OSCRUN bit is automatically set after 32 oscillator cycles are detected. If no oscillator cycles are detected for more than Tosf, then the OSCRUN bit is automatically cleared (Figure 5-6). This can occur if the oscillator is stopped by clearing the ST bit or due to oscillator failure.

FIGURE 5-6: OSCILLATOR FAILURE STATUS TIMING DIAGRAM




TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH OSCILLATOR CONFIGURATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
RTCSEC	ST	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0	18
RTCWKDAY	_	_	OSCRUN	PWRFAIL	VBATEN	WKDAY2	WKDAY1	WKDAY0	20
CONTROL	OUT	SQWEN	ALM1EN	ALM0EN	EXTOSC	CRSTRIM	SQWFS1	SQWFS0	35

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by oscillator configuration.

5.3 Timekeeping

The MCP795WXX maintains the current time and date using an external 32.768 kHz crystal or clock source. Separate registers are used for tracking hundredths of a second, seconds, minutes, hours, day of week, date, month, and year. The MCP795WXX automatically adjusts for months with less than 31 days and compensates for leap years from 2001 to 2399. The year is stored as a two-digit value.

Both 12-hour and 24-hour time formats are supported and are selected using the $12/\overline{24}$ bit.

The day of week value counts from 1 to 7, increments at midnight, and the representation is user-defined (i.e., the MCP795WXX does not require 1 to equal Sunday, etc.).

All time and date values are stored in the registers as binary-coded decimal (BCD) values. The MCP795WXX will continue to maintain the time and date while operating off the backup supply.

When reading from the timekeeping registers, the registers are buffered to prevent errors due to rollover of counters. The following events cause the buffers to be updated:

- When a read is initiated from the RTCC registers (addresses 0x00 to 0x1F)
- During an RTCC register read operation, when the register address rolls over from 0x1F to 0x00

The timekeeping registers should be read in a single operation to utilize the on-board buffers and avoid rollover issues.

- **Note 1:** Loading invalid values into the time and date registers will result in undefined operation.
 - 2: To avoid rollover issues when loading new time and date values, the oscillator/clock input should be disabled by clearing the ST bit for External Crystal mode and the EXTOSC bit for External Clock Input mode. After waiting for the OSCRUN bit to clear, the new values can be loaded and the ST or EXTOSC bit can then be re-enabled.

5.3.1 DIGIT CARRY RULES

The following list explains which timer values cause a digit carry when there is a rollover:

- Time of day: from 11:59:59.99 PM to 12:00:00.00 AM (12-hour mode) or 23:59:59.99 to 00:00:00.00 (24-hour mode), with a carry to the Date and Weekday fields
- Date: carries to the Month field according to Table 5-3
- · Weekday: from 7 to 1 with no carry
- Month: from 12/31 to 01/01 with a carry to the Year field
- Year: from 99 to 00 with no carry

TABLE 5-3: DAY TO MONTH ROLLOVER SCHEDULE

Month	Name	Maximum Date
01	January	31
02	February	28 or 29 ⁽¹⁾
03	March	31
04	April	30
05	May	31
06	June	30
07	July	31
08	August	31
09	September	30
10	October	31
11	November	30
12	December	31

Note 1: 29 during leap years, otherwise 28.

5.3.2 GENERATING HUNDREDTHS OF A SECOND

A special algorithm is required to accurately generate hundredths of a second. The circuitry utilizes the 4.096 kHz clock signal and counts 41 clock pulses each for 24 increments of the hundredths of a second count. The circuitry then counts 40 clock pulses for the next increment of the hundredths of a second count. This results in every 25 hundredths of a second increment equaling exactly 250 ms. Long term, the hundredths of a second frequency will average the desired 100 Hz, while jitter is minimized short term.

EQUATION 5-2: HUNDREDTHS OF A SECOND GENERATION

$$\frac{\text{(41 clocks} \cdot 24 \text{ counts)} + \text{(40 clocks} \cdot 1 \text{ count)}}{4,096 \text{ Hz}} = 250 \text{ ms}$$

REGISTER 5-1: RTCHSEC: TIMEKEEPING HUNDREDTHS OF A SECOND VALUE REGISTER (ADDRESS 0x00)

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| HSECTEN3 | HSECTEN2 | HSECTEN1 | HSECTEN0 | HSECONE3 | HSECONE2 | HSECONE1 | HSECONE0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7-4 HSECTEN<3:0>: Binary-Coded Decimal Value of Hundredths of a Second's Tens Digit

Contains a value from 0 to 9

bit 3-0 HSECONE<3:0>: Binary-Coded Decimal Value of Hundredths of a Second's Ones Digit

Contains a value from 0 to 9

REGISTER 5-2: RTCSEC: TIMEKEEPING SECONDS VALUE REGISTER (ADDRESS 0x01)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ST	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7 Start Oscillator bit

1 = Oscillator enabled0 = Oscillator disabled

bit 6-4 SECTEN<2:0>: Binary-Coded Decimal Value of Second's Tens Digit

Contains a value from 0 to 5

bit 3-0 **SECONE<3:0>:** Binary-Coded Decimal Value of Second's Ones Digit

Contains a value from 0 to 9

REGISTER 5-3: RTCMIN: TIMEKEEPING MINUTES VALUE REGISTER (ADDRESS 0x02)

U-0	R/W-0						
_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7 **Unimplemented:** Read as '0'

bit 6-4 MINTEN<2:0>: Binary-Coded Decimal Value of Minute's Tens Digit

Contains a value from 0 to 5

bit 3-0 MINONE<3:0>: Binary-Coded Decimal Value of Minute's Ones Digit

REGISTER 5-4: RTCHOUR: TIMEKEEPING HOURS VALUE REGISTER (ADDRESS 0x03)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TRIMSIGN	12/24	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7	•						bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

If $12/\overline{24} = 1$ (12-hour format):

bit 7 TRIMSIGN: Trim Sign bit

1 = Add clocks to correct for slow time0 = Subtract clocks to correct for fast time

bit 6 **12/24**: 12 or 24 Hour Time Format bit

1 = 12-hour format 0 = 24-hour format

bit 5 **AM/PM:** AM/PM Indicator bit

1 = PM 0 = AM

bit 4 HRTEN0: Binary-Coded Decimal Value of Hour's Tens Digit

Contains a value from 0 to 1

bit 3-0 **HRONE<3:0>:** Binary-Coded Decimal Value of Hour's Ones Digit

Contains a value from 0 to 9

If $12/\overline{24} = 0$ (24-hour format):

bit 7 TRIMSIGN: Trim Sign bit

1 = Add clocks to correct for slow time 0 = Subtract clocks to correct for fast time

bit 6 **12/24:** 12 or 24 Hour Time Format bit

1 = 12-hour format 0 = 24-hour format

bit 5-4 **HRTEN<1:0>:** Binary-Coded Decimal Value of Hour's Tens Digit

Contains a value from 0 to 2.

bit 3-0 **HRONE<3:0>:** Binary-Coded Decimal Value of Hour's Ones Digit

REGISTER 5-5: RTCWKDAY: TIMEKEEPING WEEKDAY VALUE REGISTER (ADDRESS 0x04)

U-0	U-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
_	_	OSCRUN	PWRFAIL	VBATEN	WKDAY2	WKDAY1	WKDAY0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'0' = Bit is clear -n = Value at POR '1' = Bit is set x = Bit is unknown

bit 7-6 Unimplemented: Read as '0' bit 5

OSCRUN: Oscillator Status bit 1 = Oscillator is enabled and running

0 = Oscillator has stopped or has been disabled

PWRFAIL: Power Failure Status bit^(1,2) bit 4

> 1 = Primary power was lost and the power-fail timestamp registers have been loaded (must be cleared in software). Clearing this bit resets the power-fail timestamp registers to '0'.

0 = Primary power has not been lost

bit 3 VBATEN: External Battery Backup Supply (VBAT) Enable bit

> 1 = VBAT input is enabled 0 = VBAT input is disabled

WKDAY<2:0>: Binary-Coded Decimal Value of Day of Week bit 2-0

Contains a value from 1 to 7. The representation is user-defined.

The PWRFAIL bit must be cleared to log new timestamp data. This is to ensure previous timestamp data Note 1: are not lost.

The PWRFAIL bit can be cleared by writing a '0'. Once cleared, the PWRFAIL bit cannot be written to a '1' in software.

REGISTER 5-6: RTCDATE: TIMEKEEPING DATE VALUE REGISTER (ADDRESS 0x05)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
_	_	DATETEN1	DATETEN0	DATEONE3	DATEONE2	DATEONE1	DATEONE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-4 DATETEN<1:0>: Binary-Coded Decimal Value of Date's Tens Digit

Contains a value from 0 to 3

bit 3-0 DATEONE<3:0>: Binary-Coded Decimal Value of Date's Ones Digit

REGISTER 5-7: RTCMTH: TIMEKEEPING MONTH VALUE REGISTER (ADDRESS 0x06)

U-0	U-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
_	_	LPYR	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7-6 **Unimplemented:** Read as '0'

bit 5 **LPYR:** Leap Year bit

1 = Year is a leap year0 = Year is not a leap year

bit 4 MTHTEN0: Binary-Coded Decimal Value of Month's Tens Digit

Contains a value of 0 or 1

bit 3-0 MTHONE<3:0>: Binary-Coded Decimal Value of Month's Ones Digit

Contains a value from 0 to 9

REGISTER 5-8: RTCYEAR: TIMEKEEPING YEAR VALUE REGISTER (ADDRESS 0x07)

R/W-0	R/W-1						
YRTEN3	YRTEN2	YRTEN1	YRTEN0	YRONE3	YRONE2	YRONE1	YRONE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7-4 YRTEN<3:0>: Binary-Coded Decimal Value of Year's Tens Digit

Contains a value from 0 to 9

bit 3-0 YRONE<3:0>: Binary-Coded Decimal Value of Year's Ones Digit

Contains a value from 0 to 9

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH TIMEKEEPING

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
RTCHSEC	HSECTEN3	HSECTEN2	HSECTEN1	HSECTEN0	HSECONE3	HSECONE2	HSECONE1	HSECONE0	18
RTCSEC	ST	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0	18
RTCMIN	_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0	18
RTCHOUR	TRIMSIGN	12/24	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0	19
RTCWKDAY	_	_	OSCRUN	PWRFAIL	VBATEN	WKDAY2	WKDAY1	WKDAY0	20
RTCDATE	_	_	DATETEN1	DATETEN0	DATEONE3	DATEONE2	DATEONE1	DATEONE0	20
RTCMTH	_	_	LPYR	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0	21
RTCYEAR	YRTEN3	YRTEN2	YRTEN1	YRTEN0	YRONE3	YRONE2	YRONE1	YRONE0	21

Legend: — = unimplemented location, read as '0'. Shaded cells are not used in timekeeping.

5.4 Alarms

The MCP795WXX features two independent alarms. Each alarm can be used to either generate an interrupt at a specific time in the future or to generate a periodic interrupt every second (Alarm 1 only), minute, hour, day, day of week, or month.

There is a separate interrupt flag, ALMxIF, for each alarm. The interrupt flags are set by hardware when the chosen alarm mask condition matches (Table 5-5 and Table 5-6). The interrupt flags must be cleared in software.

Each alarm can independently be assigned to either the IRQ pin or the WDO pin by configuring the ALMxPIN bits. Refer to Section 5.8 "Interrupt Outputs" for details. The alarm interrupt output is available while operating from the backup power supply, regardless of the output pin assignments.

All time and date values are stored in the registers as binary-coded decimal (BCD) values.

Note: Throughout this section, references to the register and bit names for the alarm modules are referred to generically by the use of 'x' in place of the specific module number. Thus, "ALMxSEC" might refer to the seconds register for Alarm 0 or Alarm 1.

TABLE 5-5: ALARM 0 MASKS

ALM0MSK<2:0>	Alarm 0 Asserts on Match of
000	Seconds
001	Minutes
010	Hours
011	Day of Week
100	Date
101	Reserved
110	Reserved
111	Seconds, Minutes, Hours, Day of Week, Date, and Month

TABLE 5-6: ALARM 1 MASKS

ALM1MSK<2:0>	Alarm 1 Asserts on Match of
000	Seconds
001	Minutes
010	Hours
011	Day of Week
100	Date
101	Hundredths of a Second
110	Reserved
111	Seconds, Minutes, Hours, Day of Week, and Date

- **Note 1:** The alarm interrupt flags must be cleared by the user.
 - **2:** Loading invalid values into the alarm registers will result in undefined operation.




FIGURE 5-7: ALARM BLOCK DIAGRAM

5.4.1 CONFIGURING THE ALARM

To configure the alarm modules, the following steps need to be performed:

- Load the timekeeping registers and enable the oscillator.
- Configure the ALMxMSK<2:0> bits to select the desired alarm mask.
- 3. Set or clear the ALMxPIN bit according to the desired output pin assignment.
- 4. Ensure the ALMxIF flag is cleared.
- Based on the selected alarm mask, load the alarm match value into the appropriate register(s).
- 6. Enable the alarm module by setting the ALMxEN bit.

REGISTER 5-9: ALM1HSEC: ALARM 1 HUNDREDTHS OF A SECOND VALUE REGISTER (ADDRESS 0x12)

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| HSECTEN3 | HSECTEN2 | HSECTEN1 | HSECTEN0 | HSECONE3 | HSECONE2 | HSECONE1 | HSECONE0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7-4 HSECTEN<3:0>: Binary-Coded Decimal Value of Hundredths of a Second's Tens Digit

Contains a value from 0 to 9

bit 3-0 HSECONE<3:0>: Binary-Coded Decimal Value of Hundredths of a Second's Ones Digit

Contains a value from 0 to 9

Note 1: Hundredths of a second matching is only available on Alarm 1.

REGISTER 5-10: ALMxSEC: ALARM 0/1 SECONDS VALUE REGISTER (ADDRESSES 0x0C/0x13)

U-0	R/W-0						
_	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7 Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary-Coded Decimal Value of Second's Tens Digit

Contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary-Coded Decimal Value of Second's Ones Digit

REGISTER 5-11: ALMxMIN: ALARM 0/1 MINUTES VALUE REGISTER (ADDRESSES 0x0D/0x14)

U-0	R/W-0						
_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7 **Unimplemented:** Read as '0'

bit 6-4 MINTEN<2:0>: Binary-Coded Decimal Value of Minute's Tens Digit

Contains a value from 0 to 5

bit 3-0 MINONE<3:0>: Binary-Coded Decimal Value of Minute's Ones Digit

Contains a value from 0 to 9

REGISTER 5-12: ALMxHOUR: ALARM 0/1 HOURS VALUE REGISTER (ADDRESSES 0x0E/0x15)

U-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	12/24	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7	•						bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

If $12/\overline{24} = 1$ (12-hour format):

bit 7 **Unimplemented:** Read as '0'

bit 6 **12/24:** 12 or 24 Hour Time Format bit⁽¹⁾

1 = 12-hour format0 = 24-hour format

bit 5 **AM/PM:** AM/PM Indicator bit

1 = PM 0 = AM

bit 4 HRTEN0: Binary-Coded Decimal Value of Hour's Tens Digit

Contains a value from 0 to 1

bit 3-0 **HRONE<3:0>:** Binary-Coded Decimal Value of Hour's Ones Digit

Contains a value from 0 to 9

If 12/24 = 0 (24-hour format):

bit 7 **Unimplemented:** Read as '0'

bit 6 **12/24**: 12 or 24 Hour Time Format bit⁽¹⁾

1 = 12-hour format 0 = 24-hour format

bit 5-4 HRTEN<1:0>: Binary-Coded Decimal Value of Hour's Tens Digit

Contains a value from 0 to 2.

bit 3-0 **HRONE<3:0>:** Binary-Coded Decimal Value of Hour's Ones Digit

Contains a value from 0 to 9

Note 1: This bit is read-only and reflects the value of the $12/\overline{24}$ bit in the RTCHOUR register.

REGISTER 5-13: ALMxWKDAY: ALARM 0/1 WEEKDAY VALUE REGISTER (ADDRESSES 0x0F/0x16)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
ALMxPIN	ALMxMSK2	ALMxMSK1	ALMxMSK0	ALMxIF	WKDAY2	WKDAY1	WKDAY0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7 ALMxPIN: Alarm Interrupt Output Pin Assignment bit

1 = Alarm output is assigned to $\overline{\text{WDO}}$

0 = Alarm output is assigned to \overline{IRQ}

bit 6-4 **ALMxMSK<2:0>:** Alarm Mask bits

000 = Seconds match 001 = Minutes match

010 = Hours match (logic takes into account 12-/24-hour operation)

011 = Day of week match

100 = Date match

101 = Hundredths of a Second⁽¹⁾

110 = Reserved; do not use

111 = Seconds, Minutes, Hour, Day of Week, Date and Month⁽²⁾

bit 3 **ALMxIF:** Alarm Interrupt Flag bit⁽³⁾

1 = Alarm match occurred (must be cleared in software)

0 = Alarm match did not occur

bit 2-0 WKDAY<2:0>: Binary-Coded Decimal Value of Day bits

Contains a value from 1 to 7. The representation is user-defined.

Note 1: Hundredths of a second matching is available on Alarm 1 only. This setting is reserved on Alarm 0.

2: Month matching is available on Alarm 0 only.

3: The ALMxIF bit can be cleared by writing a '0'. Once cleared, the ALMxIF bit cannot be written to a '1' in software.

REGISTER 5-14: ALMxDATE: ALARM 0/1 DATE VALUE REGISTER (ADDRESSES 0x10/0x17)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
_	_	DATETEN1	DATETEN0	DATEONE3	DATEONE2	DATEONE1	DATEONE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-4 DATETEN<1:0>: Binary-Coded Decimal Value of Date's Tens Digit

Contains a value from 0 to 3

bit 3-0 DATEONE<3:0>: Binary-Coded Decimal Value of Date's Ones Digit

REGISTER 5-15: ALMOMTH: ALARM 0 MONTH VALUE REGISTER (ADDRESS 0x11)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
_	_	_	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7-5 **Unimplemented:** Read as '0'

bit 4 MTHTEN0: Binary-Coded Decimal Value of Month's Tens Digit

Contains a value of 0 or 1

bit 3-0 MTHONE<3:0>: Binary-Coded Decimal Value of Month's Ones Digit

Contains a value from 0 to 9

Note 1: Month matching is only available on Alarm 0.

TABLE 5-7: SUMMARY OF REGISTERS ASSOCIATED WITH ALARMS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ALM0SEC	_	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0	24
ALM0MIN	_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0	25
ALM0HOUR	_	12/24	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0	25
ALM0WKDAY	ALM0PIN	ALM0MSK2	ALM0MSK1	ALM0MSK0	ALM0IF	WKDAY2	WKDAY1	WKDAY0	26
ALM0DATE	_	_	DATETEN1	DATETEN0	DATEONE3	DATEONE2	DATEONE1	DATEONE0	26
ALM0MTH	_	_	_	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0	27
ALM1HSEC	HSECTEN3	HSECTEN2	HSECTEN1	HSECTEN0	HSECONE3	HSECONE2	HSECONE1	HSECONE0	24
ALM1SEC	_	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0	24
ALM1MIN	_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0	25
ALM1HOUR	_	12/24	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0	25
ALM1WKDAY	ALM1PIN	ALM1MSK2	ALM1MSK1	ALM1MSK0	ALM1IF	WKDAY2	WKDAY1	WKDAY0	26
ALM1DATE	_	_	DATETEN1	DATETEN0	DATEONE3	DATEONE2	DATEONE1	DATEONE0	26
CONTROL	OUT	SQWEN	ALM1EN	ALM0EN	EXTOSC	CRSTRIM	SQWFS1	SQWFS0	35

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by alarms.

5.5 Watchdog Timer

The MCP795WXX features a Watchdog Timer (WDT) module that can be used to enhance the robustness of an application. The WDT continuously counts up toward a specified time-out period. During normal operation, the application would clear the WDT before it times out. However, if a failure occurs, the application will not clear the WDT, causing it to time out, set the WDTIF interrupt flag, and assert the WDO pin low for a specified pulse width. This can then be used to reset the application and recover from the failure.

The WDT time-out period can be configured by setting the WDTPS<3:0> bits according to Table 5-8. Setting the WDTDLYEN bit will enable a 64-second nominal start-up delay. With this enabled, every time the WDT is restarted or cleared, the WDT will wait for 64 seconds before starting the time-out period.

Once the WDTIF flag has been set due to a WDT time-out, the WDTIF flag must be cleared to restart the WDT.

The WDT is driven by the oscillator. If the oscillator is not running, then the WDT time-out will not occur.

Note 1: The WDT time-out period should only be changed while the WDT module is disabled.

TABLE 5-8: WATCHDOG TIMER TIME-OUT PERIOD SELECTION

WDTPS<3:0>	Time-out Period (Fosc Cycles)	Nominal Time-out Period ⁽¹⁾
0000	32 cycles	977 µs
0001	512 cycles	15.6 ms
0010	2,048 cycles	62.5 ms
0011	4,096 cycles	125 ms
0100	32,768 cycles	1 second
0101	524,288 cycles	16 seconds
0110	1,048,576 cycles	32 seconds
0111	2,097,152 cycles	64 seconds
1xxx	Rese	erved

Note 1: Nominal period assumes Fosc is 32.768 kHz.

5.5.1 WATCHDOG TIMER INTERRUPT OUTPUT

When the WDT times out, the WDTIF interrupt flag gets set and the WDO pin is asserted low for a short pulse. The width of the pulse is determined by the WDTPWS bit according to Table 5-9.

The WDT interrupt output will operate regardless of whether or not either alarm module interrupt output is assigned to the WDO pin. See Section 5.8.2 "WDO Interrupt Output" for additional details.

TABLE 5-9: WATCHDOG TIMER OUTPUT PULSE WIDTH SELECTION

WDTPWS	Pulse Width (Fosc Cycles)	Nominal Pulse Width ⁽¹⁾
0	4 cycles	122 µs
1	4,096 cycles	125 ms

Note 1: Nominal period assumes Fosc is 32.768 kHz.

5.5.2 CONFIGURING THE WATCHDOG TIMER

To configure the WDT module, the following steps need to be performed:


- 1. Enable the oscillator.
- Configure the WDTPS<3:0> bits to select the desired time-out period.
- If desired, set the WDTDLYEN bit to enable the 64-second start-up delay.
- Configure the WDTPWS bit to select the desired output pulse width.
- 5. Ensure the WDTIF flag is cleared.
- 6. Enable the WDT module by setting the WDTEN hit

5.5.3 CLEARING THE WATCHDOG TIMER

The WDT must be cleared before the time-out period occurs to prevent it from timing out. The WDT can be cleared using any of the following methods:

- Executing a CLRWDT instruction.
- Toggling the EVHS pin with the EVWDTEN bit set.
- Disabling/re-enabling the WDT module.
- 4. Clearing the WDTIF flag after it has been set.

FIGURE 5-8: WATCHDOG TIMER BLOCK DIAGRAM



REGISTER 5-16: WDTCON: WATCHDOG TIMER CONTROL REGISTER (ADDRESS 0x0A)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WDTEN	WDTIF	WDTDLYEN	WDTPWS	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7 WDTEN: Watchdog Timer Enable bit⁽¹⁾

1 = Watchdog Timer enabled0 = Watchdog Timer disabled

bit 6 WDTIF: Watchdog Timer Interrupt Flag bit

1 = Watchdog Timer has timed out (must be cleared in software)

0 = Watchdog Timer has not timed out

bit 5 WDTDLYEN: Watchdog Timer Delay Enable bit

 $_{
m 1}$ = Enable 2,097,152 oscillator cycle (64-second nominal) start-up delay before time-out period

begins after WDT is reset 0 = Disable start-up delay

bit 4 WDTPWS: Watchdog Timer Output Pulse Width Select bit

1 = 4,096 oscillator cycles (125 ms nominal)

0 = 4 oscillator cycles (122 μs nominal)

bit 3-0 WDTPS<3:0>: Watchdog Timer Time-out Period Select bits

0000 = 32 oscillator cycles (977 µs nominal)

0001 = 512 oscillator cycles (15.6 ms nominal)

0010 = 2,048 oscillator cycles (62.5 ms nominal)

0011 = 4,096 oscillator cycles (125 ms nominal)

0100 = 32,768 oscillator cycles (1 second nominal)

0101 = 524,288 oscillator cycles (16 second nominal)

0110 = 1,048,576 oscillator cycles (32 second nominal)

0111 = 2,097,152 oscillator cycles (64 second nominal)

1xxx =Reserved; do not use

Note 1: The WDTEN bit is automatically cleared when operating from the backup power supply.

TABLE 5-10: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
	14/5 == 11	\4/D.T.I.		14/D TD14/0	MOTOGO	MOTOGO	14/D TD 0 /	MOTOGO	
WDTCON	WDTEN	WDTIF	WDTDLYEN	WDTPWS	WDTPS3	WDTPS2	WDTPS1	WDTPS0	30

Legend: — = unimplemented location, read as '0'. Shaded cells are not used in Watchdog Timer configuration.

5.6 Event Detection

The MCP795WXX features two separate event detection modules: a high-speed event detect and a low-speed event detect. The high-speed event detect can be used to detect signal preambles, while the low-speed event detect is meant for debouncing mechanical switches.

The event detection modules are not available while operating from the backup power supply.

5.6.1 HIGH-SPEED EVENT DETECT

The high-speed event detect module is designed to detect a series of digital transitions (both low-to-high and high-to-low) on the EVHS input, and then generate an interrupt. The number of transitions required to occur is determined by the EVHCS<1:0> bits as shown in Table 5-11. Once the specified number of transitions have occurred, the EVHIF interrupt flag is set and the IRQ pin is asserted low.

The high-speed event detect has a time-out period of 8,192 oscillator cycles (250 ms nominal assuming a 32.768 kHz clock frequency).

If the total number of transitions specified by the EVHCS<1:0> bits do not occur within the time-out period, then the transition count will be reset and counting will start over (Figure 5-10). The time-out period is driven by the oscillator. If the oscillator is not running, then the time-out will not occur.

TABLE 5-11: HIGH-SPEED EVENT COUNT SELECTION

EVHCS<1:0>	Required Transitions for Interrupt
00	1
01	4
10	16
11	32

5.6.1.1 Clearing the WDT Using EVHS

The EVHS input can also be used to clear the Watchdog Timer on both low-to-high and high-to-low transitions by setting the EVWDTEN bit. Note that when this bit is set, the high-speed event detect module is disabled and the EVHEN bit is ignored.

FIGURE 5-9: HIGH-SPEED EVENT DETECT BLOCK DIAGRAM





FIGURE 5-10: HIGH-SPEED EVENT DETECT WAVEFORM EXAMPLE



5.6.1.2 Configuring High-Speed Event Detect

To configure the high-speed event detect module, the following steps need to be performed:

- Enable the oscillator.
- Configure the EVHCS<1:0> bits to select the desired number of transitions.
- 3. Ensure the EVWDTEN bit is cleared.
- 4. Ensure the EVHIF flag is cleared.
- Enable the high-speed event detect module by setting the EVHEN bit.

5.6.2 LOW-SPEED EVENT DETECT

The low-speed event detect module is designed to interface directly with mechanical switches to provide a debounced signal. The debounce period is selectable through the EVLPS bit as shown in Table 5-12. Low speed events occur when the EVLS input toggles and remains stable for the selected debounce period.

After a transition on the EVLS input, the MCP795WXX will begin counting the debounce period. Either a high-to-low or a low-to-high transition will initiate counting. Once the debounce period has expired, the EVLIF flag is set and the IRQ pin is asserted low (Figure 5-12). If the EVLS input returns to its original level before the debounce period expires, then counting is aborted and the EVLIF flag will not be set.

The low-speed event detect module is driven by the oscillator. If the oscillator is not running, then the debounce period will not expire and the EVLIF flag will not be set.

TABLE 5-12: LOW-SPEED EVENT DEBOUNCE PERIOD SELECTION

EVLPS	Debounce Period (Fosc Cycles)	Nominal Debounce Period ⁽¹⁾
0	1,024 cycles	31.25 ms
1	16,384 cycles	500 ms

Note 1: Nominal period assumes Fosc is 32.768 kHz.

5.6.2.1 Configuring Low-Speed Event Detect

To configure the low-speed event detect module, the following steps need to be performed:

- 1. Enable the oscillator.
- Configure the EVLPS bit to select the desired debounce period.
- 3. Ensure the EVLIF flag is cleared.
- 4. Enable the low-speed event detect module by setting the EVLEN bit.

FIGURE 5-11: LOW-SPEED EVENT DETECT BLOCK DIAGRAM





FIGURE 5-12: LOW-SPEED EVENT DETECT WAVEFORM EXAMPLE



REGISTER 5-17: EVDTCON: EVENT DETECT CONTROL REGISTER (ADDRESS 0x0B)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EVHIF	EVLIF	EVHEN	EVLEN	EVWDTEN	EVLPS	EVHCS1	EVHCS0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7 **EVHIF:** High-Speed Event Detect Interrupt Flag bit

1 = High-speed event detection occurred (must be cleared in software)

0 = High-speed event detection did not occur

bit 6 **EVLIF:** Low-Speed Event Detect Interrupt Flag bit

1 = Low-speed event detection occurred (must be cleared in software)

0 = Low-speed event detection did not occur

bit 5 **EVHEN:** High-Speed Event Detect Module Enable bit

If EVWDTEN = 0:

1 = High-Speed Event Detect enabled0 = High-Speed Event Detect disabled

If EVWDTEN = 1:

Unused.

bit 4 **EVLEN:** Low-Speed Event Detect Module Enable bit

1 = Low-Speed Event Detect enabled0 = Low-Speed Event Detect disabled

bit 3 **EVWDTEN:** EVHS Input WDT Clear Enable bit

1 = Enable Watchdog Timer clear on EVHS input transition. Disables high-speed event detect module.

0 = Disable EVHS input clearing Watchdog Timer.

bit 2 **EVLPS:** Low-Speed Event Detect Debounce Period Select bit

1 = 16,384 oscillator cycles (500 ms nominal) 0 = 1,024 oscillator cycles (31.25 ms nominal)

bit 1-0 **EVHCS<1:0>:** High-Speed Event Detect Transition Count Select bits

Selects how many transitions must occur on the EVHS input before an interrupt is triggered

00 = 1 transition 01 = 4 transitions

10 = 16 transitions

11 = 32 transitions

TABLE 5-13: SUMMARY OF REGISTERS ASSOCIATED WITH EVENT DETECTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
EVDTCON	EVHIF	EVLIF	EVHEN	EVLEN	EVWDTEN	EVLPS	EVHCS1	EVHCS0	33

Legend: — = unimplemented location, read as '0'. Shaded cells are not used in event detect configuration.

5.7 Clock Output


The MCP795WXX features Square Wave Clock Output and General Purpose Output modes through the CLKOUT pin. If the SQWEN bit is set, then CLKOUT operates in Square Wave Clock Output mode. Otherwise, CLKOUT operates in General Purpose Output mode (Table 5-14).

The CLKOUT pin is disabled while operating from the backup power supply.

TABLE 5-14: CLKOUT OUTPUT MODES

SQWEN	OUT	Mode
0	0	Logic Low Output
0	1	Logic High Output
1	Х	Square Wave Clock Output

FIGURE 5-13: CLKOUT OUTPUT BLOCK DIAGRAM



5.7.1 SQUARE WAVE OUTPUT MODE

The MCP795WXX can be configured to generate a square wave clock signal on CLKOUT. The input clock frequency, Fosc, is divided according to the SQWFS<1:0> bits as shown in Table 5-15.

The square wave output is not available when operating from the backup power supply.

Note: All of the clock output rates are affected by digital trimming except for the 1:1 postscaler value (SQWFS<1:0> = 11).

TABLE 5-15: CLOCK OUTPUT RATES

SQWFS<1:0>	Postscaler	Nominal Frequency		
0.0	1:32,768	1 Hz		
01	1:8	4.096 kHz		
10	1:4	8.192 kHz		
11	1:1	32.768 kHz		

Note 1: Nominal frequency assumes FOSC is 32.768 kHz.

5.7.2 GENERAL PURPOSE OUTPUT MODE

If the square wave clock output is disabled, CLKOUT acts as a general purpose output. The output logic level is controlled by the OUT bit.

The general purpose output is not available when operating from the backup power supply.

REGISTER 5-18: CONTROL: RTCC CONTROL REGISTER (ADDRESS 0x08)

R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OUT	SQWEN	ALM1EN	ALM0EN	EXTOSC	CRSTRIM	SQWFS1	SQWFS0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7 OUT: Logic Level for General Purpose Output

Square Wave Clock Output Mode (SQWEN = 1):

Unused.

General Purpose Output Mode (SQWEN = 0):

 $_1$ = CLKOUT signal level is logic high

0 = CLKOUT signal level is logic low

bit 6 **SQWEN:** Square Wave Output Enable bit

1 = Enable Square Wave Clock Output mode

0 = Disable Square Wave Clock Output mode

bit 5 ALM1EN: Alarm 1 Module Enable bit

1 = Alarm 1 enabled 0 = Alarm 1 disabled

bit 4 ALM0EN: Alarm 0 Module Enable bit

1 = Alarm 0 enabled 0 = Alarm 0 disabled

bit 3 **EXTOSC:** External Oscillator Input bit

1 = Enable X1 pin to be driven by external 32.768 kHz source

0 = Disable external 32.768 kHz input

bit 2 CRSTRIM: Coarse Trim Mode Enable bit

Coarse Trim mode results in the MCP795WXX applying digital trimming every second.

1 = Enable Coarse Trim mode. If SQWEN = 1, CLKOUT will output trimmed 1 Hz⁽¹⁾ nominal clock signal.

0 = Disable Coarse Trim mode

See Section 5.9 "Digital Trimming" for details

bit 1-0 SQWFS<1:0>: Square Wave Clock Output Frequency Select bits

If SQWEN = 1 and CRSTRIM = 0:

Selects frequency of clock output on CLKOUT

00 = 1 Hz⁽¹⁾

 $01 = 4.096 \text{ kHz}^{(1)}$

10 = 8.192 kHz⁽¹⁾

11 = 32.768 kHz

If SQWEN = 0 or CRSTRIM = 1:

Unused.

Note 1: The 8.192 kHz, 4.096 kHz, and 1 Hz square wave clock output frequencies are affected by digital trimming.

TABLE 5-16: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK OUTPUT CONFIGURATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONTROL	OUT	SQWEN	ALM1EN	ALM0EN	EXTOSC	CRSTRIM	SQWFS1	SQWFS0	35

Legend: — = unimplemented location, read as '0'. Shaded cells are not used in clock output configuration.

5.8 Interrupt Outputs

The MCP795WXX features interrupt outputs for the alarm and event detect modules. The alarm interrupt output can be assigned to either the \overline{IRQ} pin or the \overline{WDO} pin, based on the setting of the ALMxPIN bit for each alarm module. Setting ALMxPIN to a '1' assigns the associated alarm module to the \overline{WDO} pin and clearing ALMxPIN to a '0' assigns the module to the \overline{IRQ} pin. The event detect modules are always assigned to the \overline{IRQ} pin.


Both the $\overline{\text{IRQ}}$ and the $\overline{\text{WDO}}$ pins are active-low.

5.8.1 IRQ INTERRUPT OUTPUT

The interrupt outputs of modules that are enabled and assigned to the \overline{IRQ} pin are $\overline{OR'd}$ together. If any of the interrupt flags are set, then the \overline{IRQ} pin will assert low. To deassert the \overline{IRQ} pin, all of the assigned interrupt flags must be cleared or the modules must be disabled.

The IRQ interrupt output is available when operating from the backup power supply.

FIGURE 5-14: IRQ OUTPUT BLOCK DIAGRAM



5.8.2 WDO INTERRUPT OUTPUT

 $\overline{\text{If an}}$ alarm module is enabled and assigned to the WDO pin, then when the alarm triggers and the interrupt flag, ALMxIF, is set, the WDO pin will be asserted low for 8 oscillator cycles (244 μ s nominal assuming a 32.768 kHz clock frequency) and then deasserted again. The ALMxIF flag must then be cleared to rearm the WDO output and allow it to trigger again upon the next alarm interrupt.

 $\begin{array}{c} \underline{\text{If both}} \ \text{alarm modules are enabled and assigned } \underline{\text{to the}} \\ \underline{\text{WDO}} \ \ \text{pin, then either module can trigger the } \underline{\text{WDO}} \\ \text{output pulse. } \underline{\text{Howev}} \\ \text{er, both ALMxIF flags must be} \\ \text{cleared for the } \underline{\text{WDO}} \\ \text{output to trigger upon the next alarm interrupt.} \end{array}$

The Watchdog Timer output on the WDO pin is independent of the alarm modules and will occur regardless of the state of the alarm modules and their interrupt flags.

The WDO interrupt output is available when operating from the backup power supply.

FIGURE 5-15: WDO OUTPUT BLOCK DIAGRAM




TABLE 5-17: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT OUTPUT CONFIGURATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
EVDTCON	EVHIF	EVLIF	EVHEN	EVLEN	EVWDTEN	EVLPS	EVHCS1	EVHCS0	TBD
ALM0WKDAY	ALM0PIN	ALM0MSK2	ALM0MSK1	ALM0MSK0	ALM0IF	WKDAY2	WKDAY1	WKDAY0	26
ALM1WKDAY	ALM1PIN	ALM1MSK2	ALM1MSK1	ALM1MSK0	ALM1IF	WKDAY2	WKDAY1	WKDAY0	26
CONTROL	OUT	SQWEN	ALM1EN	ALM0EN	EXTOSC	CRSTRIM	SQWFS1	SQWFS0	35

Legend: — = unimplemented location, read as '0'. Shaded cells are not used in interrupt output configuration.

5.9 Digital Trimming

The MCP795WXX features digital trimming to correct for inaccuracies of the external crystal or clock source, up to roughly ±259 ppm when CRSTRIM = 0. In addition to compensating for intrinsic inaccuracies in the clock, this feature can also be used to correct for error due to temperature variation. This can enable the user to achieve high levels of accuracy across a wide temperature operating range.

Digital trimming consists of the MCP795WXX periodically adding or subtracting clock cycles, resulting in small adjustments in the internal timing.

The adjustment occurs once per minute when CRSTRIM = 0. The TRIMSIGN bit specifies whether to add cycles or to subtract them. The TRIMVAL<7:0> bits are used to specify by how many clock cycles to adjust. Each step in the TRIMVAL<7:0> value equates to adding or subtracting two clock pulses to or from the 32.768 kHz clock signal. This results in a correction of roughly 1.017 ppm per step when CRSTRIM = 0. Setting TRIMVAL<7:0> to 0x00 disables digital trimming.

Digital trimming also occurs while operating off the backup supply.

REGISTER 5-19: OSCTRIM: OSCILLATOR DIGITAL TRIM REGISTER (ADDRESS 0x09)

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| TRIMVAL7 | TRIMVAL6 | TRIMVAL5 | TRIMVAL4 | TRIMVAL3 | TRIMVAL2 | TRIMVAL1 | TRIMVAL0 |
| bit 7 | | | | | | | bit 0 |

Legend:W = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearx = Bit is unknown

bit 7-0 TRIMVAL<7:0>: Oscillator Trim Value bits

When CRSTRIM = 0:

11111111 = Add or subtract 510 clock cycles every minute 11111110 = Add or subtract 508 clock cycles every minute

•

•

•

00000010 = Add or subtract 4 clock cycles every minute 00000001 = Add or subtract 2 clock cycles every minute

00000000 = Disable digital trimming

When CRSTRIM = 1:

11111111 = Add or subtract 510 clock cycles every second 11111110 = Add or subtract 508 clock cycles every second

•

_

00000010 = Add or subtract 4 clock cycles every second 00000001 = Add or subtract 2 clock cycles every second

00000000 = Disable digital trimming

5.9.1 CALIBRATION

To perform calibration, the number of error clock pulses per minute must be found and the corresponding trim value must be loaded into TRIMVAL<7:0>.

There are two methods for determining the trim value. The first method involves measuring an output frequency directly and calculating the deviation from ideal. The second method involves observing the number of seconds gained or lost over a period of time.

Once the OSCTRIM register has been loaded, digital trimming will automatically occur every minute (CRSTRIM = 0).

5.9.1.1 Calibration by Measuring Frequency

To calibrate the MCP795WXX by measuring the output frequency, perform the following steps:

- Enable the crystal oscillator or external clock input by setting the ST bit or EXTOSC bit, respectively.
- 2. Ensure TRIMVAL<7:0> is reset to 0x00.
- Select an output frequency by setting SQWFS<1:0>.
- 4. Set SQWEN to enable the square wave output.
- Measure the resulting output frequency using a calibrated measurement tool, such as a frequency counter.
- Calculate the number of error clocks per minute (see Equation 5-3).

EQUATION 5-3: CALCULATING TRIM VALUE FROM MEASURED FREQUENCY

TRIMVAL<7:0> =
$$\frac{(FIDEAL - FMEAS) \cdot \frac{32768}{FIDEAL} \cdot 60}{2}$$

Where:

FIDEAL = Ideal frequency based on SQWFS<1:0>
FMEAS = Measured frequency

- If the number of error clocks per minute is negative, then the oscillator is faster than ideal and the TRIMSIGN bit must be cleared.
- If the number of error clocks per minute is positive, then the oscillator is slower than ideal and the TRIMSIGN bit must be set.
- 7. Load the correct value into TRIMVAL<7:0>.

Note: Using a lower output frequency and/or averaging the measured frequency over a number of clock pulses will reduce the effects of jitter and improve accuracy.

5.9.1.2 Calibration by Observing Time Deviation

To calibrate the MCP795WXX by observing the deviation over time, perform the following steps:

- Ensure TRIMVAL<7:0> is reset to 0x00.
- Load the timekeeping registers to synchronize the MCP795WXX with a known-accurate reference time.
- Enable the crystal oscillator or external clock input by setting the ST bit or EXTOSC bit, respectively.
- Observe how many seconds are gained or lost over a period of time (larger time periods offer more accuracy).
- 5. Calculate the PPM deviation (see Equation 5-4).

EQUATION 5-4: CALCULATING ERROR PPM

$$PPM = \frac{SecDeviation}{ExpectedSec} \cdot 1000000$$

Where:

ExpectedSec = Number of seconds in chosen period SecDeviation = Number of seconds gained or lost

- If the MCP795WXX has gained time relative to the reference clock, then the oscillator is faster than ideal and the TRIMSIGN bit must be cleared.
- If the MCP795WXX has lost time relative to the reference clock, then the oscillator is slower than ideal and the TRIMSIGN bit must be set.
- 6. Calculate the trim value (see Equation 5-5).

EQUATION 5-5: CALCULATING TRIM VALUE FROM ERROR PPM

TRIMVAL<7:0> =
$$\frac{PPM \cdot 32768 \cdot 60}{1000000 \cdot 2}$$

- 7. Load the correct value into TRIMVAL<7:0>.
 - Note 1: Choosing a longer time period for observing deviation will improve accuracy.
 - **2:** Large temperature variations during the observation period can skew results.

MCP795W1X/MCP795W2X

5.9.2 COARSE TRIM MODE

When CRSTRIM = 1, Coarse Trim mode is enabled. While in this mode, the MCP795WXX will apply trimming every second. If SQWEN is set, the CLKOUT pin will output a trimmed 1 Hz nominal clock signal.

Because trimming is applied every second rather than every minute, each step of the TRIMVAL<7:0> value has a larger effect on the resulting time deviation and output clock frequency.

By monitoring the CLKOUT output frequency while in this mode, the user can easily observe the TRIMVAL<7:0> value affecting the clock timing.

- Note 1: The 1 Hz Coarse Trim mode square wave output is not available while operating from the backup power supply.
 - 2: With Coarse Trim mode enabled, the TRIMVAL<7:0> value has a larger effect on timing. Leaving the mode enabled during normal operation will likely result in inaccurate time.

TABLE 5-18: SUMMARY OF REGISTERS ASSOCIATED WITH DIGITAL TRIMMING

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
RTCHOUR	TRIMSIGN	12/24	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0	19
CONTROL	OUT	SQWEN	ALM1EN	ALM0EN	EXTOSC	CRSTRIM	SQWFS1	SQWFS0	35
OSCTRIM	TRIMVAL7	TRIMVAL6	TRIMVAL5	TRIMVAL4	TRIMVAL3	TRIMVAL2	TRIMVAL1	TRIMVAL0	37

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by digital trimming.

5.10 Battery Backup

The MCP795WXX features a backup power supply input (VBAT) that can be used to provide power to the timekeeping circuitry, RTCC registers, and SRAM while primary power is unavailable. The MCP795WXX will automatically switch to backup power when VCC falls below VTRIP and back to VCC when it is above VTRIP.

The VBATEN bit must be set to enable the VBAT input.

The following functionality is maintained while operating on backup power:

- Timekeeping
- Alarms
- · Alarm Outputs
- · Digital Trimming
- RTCC Register and SRAM Contents

The following features are not available while operating on backup power:

- · SPI Communication
- · Watchdog Timer
- · Event Detect
- · Square Wave Clock Output
- · General Purpose Output

Note:

The Watchdog Timer is automatically disabled when primary power is lost and is not automatically re-enabled when power is restored.

5.10.1 POWER-FAIL TIMESTAMP

The MCP795WXX includes a power-fail timestamp module that stores the minutes, hours, date and month when primary power is lost and when it is restored (Figure 5-16). The PWRFAIL bit is also set to indicate that a power failure occurred.

Note: Throughout this section, references to the register and bit names for the Power-Fail Timestamp module are referred to generically by the use of 'x' in place of the specific module name. Thus, "PWRxxMIN" might refer to the minutes register for power-down or power-up.

To utilize the power-fail timestamp feature, a backup power supply must be available with the VBAT input enabled, and the oscillator should also be running to ensure accurate functionality.


- **Note 1:** The PWRFAIL bit must be cleared to log new timestamp data. This is to ensure previous timestamp data are not lost.
 - **2:** Clearing the PWRFAIL bit will clear all timestamp registers.

5.10.1.1 Configuring Battery Backup

To configure the battery backup feature, the following steps need to be performed:

- 1. Enable the oscillator.
- Wait for the OSCRUN bit to be set, indicating the oscillator has started.
- Enable battery backup by setting the VBATEN bit.

FIGURE 5-16: POWER-FAIL TIMESTAMP TIMING



REGISTER 5-20: PWRxxMIN: POWER-DOWN/POWER-UP TIMESTAMP MINUTES VALUE REGISTER (ADDRESSES 0x18/0x1C)

U-0	R/W-0						
_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7 **Unimplemented:** Read as '0'

bit 6-4 MINTEN<2:0>: Binary-Coded Decimal Value of Minute's Tens Digit

Contains a value from 0 to 5

bit 3-0 MINONE<3:0>: Binary-Coded Decimal Value of Minute's Ones Digit

Contains a value from 0 to 9

REGISTER 5-21: PWRxxHOUR: POWER-DOWN/POWER-UP TIMESTAMP HOURS VALUE REGISTER (ADDRESSES 0x19/0x1D)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	12/24	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

If $12/\overline{24} = 1$ (12-hour format):

bit 7 **Unimplemented:** Read as '0'

bit 6 12/24: 12 or 24 Hour Time Format bit

1 = 12-hour format0 = 24-hour format

bit 5 AM/PM: AM/PM Indicator bit

1 = PM 0 = AM

bit 4 HRTEN0: Binary-Coded Decimal Value of Hour's Tens Digit

Contains a value from 0 to 1

bit 3-0 **HRONE<3:0>:** Binary-Coded Decimal Value of Hour's Ones Digit

Contains a value from 0 to 9

<u>If 12/24 = 0 (24-hour format):</u>

bit 7 **Unimplemented:** Read as '0'

bit 6 **12/24:** 12 or 24 Hour Time Format bit

1 = **12**-hour format 0 = **24**-hour format

bit 5-4 HRTEN<1:0>: Binary-Coded Decimal Value of Hour's Tens Digit

Contains a value from 0 to 2.

bit 3-0 **HRONE<3:0>:** Binary-Coded Decimal Value of Hour's Ones Digit

Contains a value from 0 to 9

REGISTER 5-22: PWRxxDATE: POWER-DOWN/POWER-UP TIMESTAMP DATE VALUE REGISTER (ADDRESSES 0x1A/0x1E)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	DATETEN1	DATETEN0	DATEONE3	DATEONE2	DATEONE1	DATEONE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 DATETEN<1:0>: Binary-Coded Decimal Value of Date's Tens Digit

Contains a value from 0 to 3

bit 3-0 DATEONE<3:0>: Binary-Coded Decimal Value of Date's Ones Digit

Contains a value from 0 to 9

REGISTER 5-23: PWRxxMTH: POWER-DOWN/POWER-UP TIMESTAMP MONTH VALUE REGISTER (ADDRESSES 0x1B/0x1F)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WKDAY2	WKDAY1	WKDAY0	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7-5 WKDAY<2:0>: Binary-Coded Decimal Value of Day bits

Contains a value from 1 to 7. The representation is user-defined.

bit 4 MTHTEN0: Binary-Coded Decimal Value of Month's Ones Digit

Contains a value of 0 or 1

bit 3-0 MTHONE<3:0>: Binary-Coded Decimal Value of Month's Ones Digit

Contains a value from 0 to 9

TABLE 5-19: SUMMARY OF REGISTERS ASSOCIATED WITH BATTERY BACKUP

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
RTCWKDAY	_	_	OSCRUN	PWRFAIL	VBATEN	WKDAY2	WKDAY1	WKDAY0	20
PWRDNMIN	_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0	41
PWRDNHOUR	_	12/24	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0	41
PWRDNDATE	_	_	DATETEN1	DATETEN0	DATEONE3	DATEONE2	DATEONE1	DATEONE0	42
PWRDNMTH	WKDAY2	WKDAY1	WKDAY0	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0	42
PWRUPMIN	_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0	41
PWRUPHOUR	_	12/24	AM/PM HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0	41
PWRUPDATE	_	_	DATETEN1	DATETEN0	DATEONE3	DATEONE2	DATEONE1	DATEONE0	42
PWRUPMTH	WKDAY2	WKDAY1	WKDAY0	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0	42

Legend: — = unimplemented location, read as '0'. Shaded cells are not used with battery backup.

6.0 ON-BOARD MEMORY

The MCP795W2X has 2 Kbits (256 bytes) of EEPROM, while the MCP795W1X has 1 Kbit (128 bytes) of EEPROM. In addition, the devices have 16 bytes of protected EEPROM for storing crucial information and 64 bytes of SRAM for general purpose usage. The SRAM is retained when the primary power supply is removed if a backup supply is present and enabled. Since the EEPROM is nonvolatile, it does not require a supply for data retention.

Although the SRAM is a separate block from the RTCC registers, it is accessed using the same instructions, READ and WRITE. The EEPROM is accessed using the EEREAD and EEWRITE instructions, and the protected EEPROM is accessed using the IDREAD and IDWRITE instructions. RTCC and SRAM can be accessed for reads or writes immediately after starting an EEPROM write cycle.

6.1 SRAM/RTCC Registers

The RTCC registers are located at addresses 0x00 to 0x1F and the SRAM is located at addresses 0x20 to 0x5F. The SRAM can be accessed while the RTCC registers are being internally updated. The SRAM is not initialized by a Power-on Reset (POR).

Neither the RTCC registers nor the SRAM can be accessed when the device is operating off the backup power supply.

6.1.1 SRAM/RTCC REGISTER WRITE SEQUENCE

The device is selected by pulling $\overline{\text{CS}}$ low. The 8-bit WRITE instruction is transmitted to the MCP795WXX followed by an 8-bit address. Next, the data to be written is transmitted.

There is no limit to the number of bytes that can be written in a single command. However, because the RTCC registers and SRAM are separate blocks, writing past the end of each block will cause the internal Address Pointer to roll over to the beginning of the same block. Specifically, the Address Pointer will roll over from 0x1F to 0x00 and from 0x5F to 0x20.

Each data byte is latched into memory as it is received. Once all data bytes have been transmitted, \overline{CS} is driven high to end the operation (Figure 6-1).

6.1.2 SRAM/RTCC REGISTER READ SEQUENCE

The device is selected by pulling $\overline{\text{CS}}$ low. The 8-bit READ instruction is transmitted to the MCP795WXX followed by an 8-bit address.

After the READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. Data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses to the client. The internal Address Pointer automatically increments to the next higher address after each byte of data is shifted out. The Address Pointer allows the entire memory block to be serially read during one operation. The read operation is terminated by driving $\overline{\text{CS}}$ high (Figure 6-2).

Because the RTCC registers and SRAM are separate blocks, reading past the end of each block will cause the Address Pointer to roll over to the beginning of the same block. Specifically, the Address Pointer will roll over from 0x1F to 0x00 and from 0x5F to 0x20.







FIGURE 6-2: SRAM/RTCC READ SEQUENCE




6.1.3 CLEAR SRAM INSTRUCTION

The <code>CLRRAM</code> instruction can be used to quickly clear the contents of SRAM to 0x00. The RTCC registers are not affected.

The device is selected by pulling \overline{CS} low. The 8-bit CLRRAM instruction is transmitted to the MCP795WXX followed by an 8-bit dummy data byte. \overline{CS} is driven high to end the operation (Figure 6-3). The value of the data byte is ignored.

FIGURE 6-3: CLEAR SRAM SEQUENCE



6.2 STATUS Register

The STATUS register contains the BP<1:0>, WEL and WIP bits. The STATUS register is accessed using the SRREAD and SRWRITE instructions.

The Block Protection (BP<1:0>) bits are used to set the block write protection for the EEPROM array according to Table 6-1. These bits are set by the user issuing the SRWRITE instruction. These bits are nonvolatile.

The Write Enable Latch (WEL) bit indicates the status of the write enable latch. When set to a '1', the latch allows writes to the nonvolatile memory; when set to a '0', the latch prohibits writes to the nonvolatile memory. The state of this bit can be updated via the EEWREN or EEWRDI instructions. This bit is read-only.

The WIP bit indicates whether the MCP795WXX is busy with a nonvolatile memory write operation. When set to a '1', a write is in progress. When set to a '0', no write is in progress. This bit is read-only.

TABLE 6-1: BLOCK PROTECTION

BP1	BP0	Array Addresses Write-Protected
0	0	None
0	1	Upper 1/4 60h-7Fh (MCP795W1X) C0h-FFh (MCP795W2X)
1	0	Upper 1/2 40h-7Fh (MCP795W1X) 80h-FFh (MCP795W2X)
1	1	All

REGISTER 6-1: STATUS: EEPROM WRITE PROTECTION REGISTER

U-0	U-0	U-0	U-0	R/W	R/W	R-0	R-0
_	_	_	_	BP1	BP0	WEL	WIP
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is clear x = Bit is unknown

bit 7-4 **Unimplemented:** Read as '0'

bit 3-2 BP<1:0>: EEPROM Array Block Protection bits

Selects which EEPROM region is write-protected

00 = None

01 = Upper 1/4

10 = Upper 1/2

11 = All

bit 1 WEL: Write Enable Latch bit

Indicates whether or not nonvolatile memory writes are enabled. It is automatically cleared at the end of a nonvolatile memory write cycle.

0 = Writes to nonvolatile memory are not enabled

1 = Writes to nonvolatile memory are enabled

bit 0 WIP: Write-In-Process bit

Indicates whether or not a nonvolatile memory write cycle is in process

0 = Nonvolatile write cycle is not in process

1 = Nonvolatile write cycle is in process


6.2.1 STATUS REGISTER WRITE SEQUENCE

The Write Status Register instruction (SRWRITE) allows the user to write to the nonvolatile bits in the STATUS register.

Prior to any attempt to write data to the STATUS register, the write enable latch must be set by issuing the <code>EEWREN</code> instruction. This is done by setting $\overline{\text{CS}}$ low and then clocking out the proper instruction into the MCP795WXX.

After all eight bits of the instruction are transmitted, \overline{CS} must be driven high to set the write enable latch. If the write operation is initiated immediately after the EEWREN instruction without \overline{CS} driven high, data will not be written to the array since the write enable latch was not properly set. The device is selected by pulling \overline{CS} low. The 8-bit SRWRITE instruction is transmitted to the MCP795WXX followed by the 8-bit data byte. \overline{CS} is driven high to end the operation and initiate the nonvolatile write cycle (Figure 6-4).

FIGURE 6-4: WRITE STATUS REGISTER SEQUENCE




6.2.2 STATUS REGISTER READ SEQUENCE

The Read Status Register instruction (SRREAD) provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. This allows the user to poll the WIP bit to determine when a write cycle is complete.

The device is selected by pulling $\overline{\text{CS}}$ low. The 8-bit SRREAD instruction is transmitted to the MCP795WXX. The STATUS register value is then shifted out on the SO pin. The read operation is terminated by driving $\overline{\text{CS}}$ high (Figure 6-5).

FIGURE 6-5: READ STATUS REGISTER SEQUENCE



MCP795W1X/MCP795W2X

6.3 EEPROM

The MCP795W2X features 2 Kbits of EEPROM and the MCP795W1X features 1 Kbit of EEPROM. It is organized in 8-byte pages with software write protection configurable through the STATUS register.

6.3.1 WRITE ENABLE AND WRITE DISABLE

The MCP795WXX contains a write enable latch. This latch must be set before any write operation will be completed internally. The EEWREN instruction will set the latch and the EEWRDI instruction will reset the latch.

The following is a list of conditions under which the write enable latch will be reset:

- · Power-up
- WRDI instruction successfully executed
- EEWRITE instruction successfully executed
- SRWRITE instruction successfully executed
- IDWRITE instruction successfully executed
- Unlock sequence for protected EEPROM not followed correctly

FIGURE 6-6: WRITE ENABLE SEQUENCE





FIGURE 6-7: WRITE DISABLE SEQUENCE



6.3.2 EEPROM READ SEQUENCE

The device is selected by pulling $\overline{\text{CS}}$ low. The 8-bit EEREAD instruction is transmitted to the MCP795WXX followed by an 8-bit address. See Figure 6-8 for more details.

After the correct EEREAD instruction and address are sent, the data stored in the EEPROM at the selected address is shifted out on the SO pin. Data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses to the client. The internal Address Pointer automatically increments to the next higher address after each byte of data is shifted out. When the highest address is reached, the address counter rolls over to address 00h allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the $\overline{\text{CS}}$ pin (Figure 6-8).

6.3.3 EEPROM WRITE SEQUENCE

Prior to any attempt to write data to the MCP795WXX EEPROM, the write enable latch must be set by issuing the <code>EEWREN</code> instruction. This is done by setting \overline{CS} low and then clocking out the proper instruction into the MCP795WXX. After all eight bits of the instruction are transmitted, \overline{CS} must be driven high to set the write enable latch. If the write operation is initiated immediately after the <code>EEWREN</code> instruction without \overline{CS} driven high, data will not be written to the array since the write enable latch was not properly set.

After setting the write enable latch, the user may proceed by driving $\overline{\text{CS}}$ low, issuing an <code>EEWRITE</code> instruction, followed by the address, and then the data to be written. Up to eight bytes of data can be sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page.

Additionally, a page address begins with xxxx x000 and ends with xxxx x111. If the internal address counter reaches xxxx x111 and clock signals continue to be applied to the chip, the address counter will roll back to the first address of the page and overwrite any data that previously existed in those locations.

Note:

EEPROM write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of page size – 1. If an EEWRITE command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent EEPROM write operations that would attempt to cross a page boundary.

For the data to be actually written to the array, the $\overline{\text{CS}}$ must be brought high after the Least Significant bit (D0) of the n^{th} data byte has been clocked in. If $\overline{\text{CS}}$ is driven high at any other time, the write operation will not be completed. Refer to Figure 6-9 and Figure 6-10 for more detailed illustrations on the byte write sequence and the page write sequence, respectively. While the write is in progress, the STATUS register may be read to check the status of the WIP, WEL, BP1 and BP0 bits. Attempting to read a memory array location will not be possible during a write cycle. Polling the WIP bit in the STATUS register is recommended to determine if a write cycle is in progress. When the write cycle is completed, the write enable latch is reset.






FIGURE 6-9: EEPROM BYTE WRITE SEQUENCE





FIGURE 6-10: EEPROM PAGE WRITE SEQUENCE



6.4 Protected EEPROM

The MCP795WXX features a 128-bit protected EEPROM block, organized as two 8-byte pages, that requires a special unlock sequence to be followed to write to the memory. The protected EEPROM can be used for storing crucial information such as a unique serial number. The MCP795WX1 and MCP795WX2 include an EUI-48 and EUI-64 node address, respectively, preprogrammed into the protected EEPROM block. Custom programming is also available.

The protected EEPROM block is located at addresses 0x00 to 0x0F and is accessed using the IDREAD and IDWRITE instructions.

Note: Attempts to access addresses outside of 0x00 to 0x0F will result in the MCP795WXX ignoring the instruction.

6.4.1 PROTECTED EEPROM READ SEQUENCE

The device is selected by pulling $\overline{\text{CS}}$ low. The 8-bit IDREAD instruction is transmitted to the MCP795WXX followed by an 8-bit address. See Figure 6-11 for more details.

After the correct IDREAD instruction and address are sent, the data stored in the protected EEPROM at the selected address are shifted out on the SO pin. Data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses to the client. The internal Address Pointer automatically increments to the next higher address after each byte of data is shifted out. When the highest address is reached, the address counter rolls over to address 00h, allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the $\overline{\text{CS}}$ pin.

Note:

6.4.2 PROTECTED EEPROM UNLOCK SEQUENCE

The protected EEPROM block requires a special unlock sequence to prevent unintended writes, utilizing the UNLOCK instruction.

Before performing the unlock sequence, the WEL bit must first be set by executing an EEWREN instruction (see Section 6.3.1 "Write Enable and Write Disable" for details).

To unlock the block, the following sequence must be followed after setting the WEL bit:

- Execute an UNLOCK instruction with a data byte of 0x55
- Execute an UNLOCK instruction with a data byte of 0xAA
- 3. Write the desired data bytes to the protected EEPROM using the IDWRITE instruction

Figure 6-12 illustrates the sequence.

Note 1: Diverging from any step of the unlock sequence may result in the EEPROM remaining locked, the write operation being ignored, and the WEL bit being reset.

2: Unlocking the EEPROM is not required to read from the memory.

An entire protected EEPROM page does not have to be written in a single operation. However, the block is locked after each write operation and must be unlocked again to start a new Write command.

6.4.3 PROTECTED EEPROM WRITE SEQUENCE

Prior to any attempt to write data to the MCP795WXX protected EEPROM block, the write enable latch must be set by issuing the EEWREN instruction, and then the protected EEPROM unlock sequence must be performed. The EEWREN instruction is issued by setting CS low and then clocking out the proper instruction into the MCP795WXX. After all eight bits of the instruction are transmitted, $\overline{\text{CS}}$ must be driven high to set the write enable latch.


After setting the write enable latch and performing the unlock sequence, the user may proceed by driving $\overline{\text{CS}}$ low, issuing an <code>IDWRITE</code> instruction, followed by the address, and then the data to be written. Up to 8 bytes of data can be sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page. Additionally, a page address begins with <code>XXXX</code> <code>x000</code> and ends with <code>XXXX</code> <code>x111</code>. If the internal address counter reaches <code>XXXX</code> <code>x111</code> and clock signals continue to be applied to the chip, the address counter will roll back to the first address of the page and overwrite any data that previously existed in those locations.

Protected EEPROM write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of page size - 1. If an IDWRITE command attempts to write across a physical page boundary, the result is that the data wrap around to the beginning of the current page (overwriting data previously stored there) instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent protected EEPROM write operations that would

For the data to be actually written to the array, the CS must be brought high after the Least Significant bit (D0) of the n^{th} data byte has been clocked in. If $\overline{\text{CS}}$ is driven high at any other time, the write operation will not be completed. Refer to Figure 6-12 for more detailed illustrations on the page write sequence. While the write is in progress, the STATUS register may be read to check the status of the WIP, WEL, BP1 and BP0 bits. Attempting to read a memory array location will not be possible during a write cycle. Polling the WIP bit in the STATUS register is recommended to determine if a write cycle is in progress. When the write cycle is completed, the write enable latch is reset.

attempt to cross a page boundary.

If an attempt is made to write to an address outside of the 0x00 to 0x0F range, the MCP795WXX will not execute the WRITE instruction, no data will be written, and the device will immediately accept a new command.



6.5 Preprogrammed EUI-48 or EUI-64 Node Address

The MCP795WX1 and MCP795WX2 are programmed at the factory with a globally unique node address stored in the protected EEPROM block.

6.5.1 EUI-48 NODE ADDRESS (MCP795WX1)

The 6-byte EUI-48™ node address value of the MCP795WX1 is stored in protected EEPROM locations 0x02 through 0x07, as shown in Figure 6-13. The first three bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE Registration Authority. The remaining three bytes are the Extension Identifier and are generated by Microchip to ensure a globally-unique, 48-bit value.

6.5.1.1 Organizationally Unique Identifiers (OUIs)

Each OUI provides roughly 16M (2²⁴) addresses. Once the address pool for an OUI is exhausted, Microchip will acquire a new OUI from IEEE to use for programming this model. For more information on past and current OUIs see the Technical Brief, "Organizationally Unique Identifiers For Preprogrammed EUI-48 and EUI-64 Address Devices" (DS90003187).

Note:

The OUI will change as addresses are exhausted. Customers are not guaranteed to receive a specific OUI and should design their application to accept new OUIs as they are introduced.

6.5.1.2 EUI-64 Support Using the MCP795WX1

The preprogrammed EUI-48 node address of the MCP795WX1 can easily be encapsulated at the application level to form a globally unique, 64-bit node address for systems utilizing the EUI-64 standard. This is done by the application software inserting 0xFFFE between the OUI and the Extension Identifier, as shown below.

Note: As an alternative, the MCP795WX2 features an EUI-64 node address that can be used in EUI-64 applications directly without the need for encapsulation, thereby simplifying system software. See Section 6.5.2 "EUI-64 Node Address (MCP795WX2)" for details.

6.5.2 EUI-64 NODE ADDRESS (MCP795WX2)

The 8-byte EUI-64™ node address value of the MCP795WX2 is stored in array locations 0x00 through 0x07, as shown in Figure 6-14. The first three bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE Registration Authority.

The remaining five bytes are the Extension Identifier and are generated by Microchip to ensure a globally-unique, 64-bit value.

Note: In conformance with IEEE guidelines, Microchip will not use the values 0xFFFE and 0xFFFF for the first two bytes of the EUI-64 Extension Identifier. These two values are specifically reserved to allow applications to encapsulate EUI-48 addresses into EUI-64 addresses.

FIGURE 6-13: EUI-48 NODE ADDRESS PHYSICAL MEMORY MAP EXAMPLE (MCP795WX1)

Description	24-bit Organizationally Unique Identifier			24-bit Extension Identifier			
Data	00h	04h	A3h	12h	34h	56h	
Array Address	02h		1			07h	

Corresponding EUI-48™ Node Address: 00-04-A3-12-34-56

Corresponding EUI-64™ Node Address After Encapsulation: 00-04-A3-FF-FE-12-34-56

MCP795W1X/MCP795W2X

FIGURE 6-14: EUI-64 NODE ADDRESS PHYSICAL MEMORY MAP EXAMPLE (MCP795WX2)


Description	24-bit Organizationally Unique Identifier			40-bit Extension Identifier				
Data	00h	04h	A3h	12h	34h	56h	78h	90h
Array Address	00h	1	1	1		1		07h

Corresponding EUI-64™ Node Address: 00-04-A3-12-34-56-78-90


7.0 PACKAGING INFORMATION

7.1 Package Marking Information


14-Lead SOIC (3.90 mm)




Example



14-Lead TSSOP



Example



Part Number	1 st Line Marking Codes					
Part Number	SOIC	TSSOP				
MCP795W20	MCP795W20	795W20T				
MCP795W10	MCP795W10	795W10T				
MCP795W21	MCP795W21	795W21T				
MCP795W11	MCP795W11	795W11T				
MCP795W22	MCP795W22	795W22T				
MCP795W12	MCP795W12	795W12T				

Note: T = Temperature grade

Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) JEDEC® designator for Matte Tin (Sn)


This package is RoHS compliant. The JEDEC designator (e3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-065-SL Rev D Sheet 1 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension	MIN	NOM	MAX	
Number of Pins	N		14	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	ı	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	8.65 BSC		
Chamfer (Optional)	h	0.25 - 0.50		
Foot Length	L	0.40 - 1.27		
Footprint	L1	1.04 REF		
Lead Angle	Θ	0°	1	-
Foot Angle	φ	0°	ı	8°
Lead Thickness	С	0.10	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5° - 15°		
Mold Draft Angle Bottom	β	5° - 15°		


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065-SL Rev D Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X14)	Х			0.60
Contact Pad Length (X14)	Υ			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065-SL Rev D

14-Lead Plastic Thin Shrink Small Outline Package [ST] - 4.4 mm Body [TSSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-087-ST Rev F Sheet 1 of 2

14-Lead Plastic Thin Shrink Small Outline Package [ST] - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	imension Limits	MIN	NOM	MAX	
Number of Terminals	N		14		
Pitch	е		0.65 BSC		
Overall Height	А	_	_	1.20	
Standoff	A1	0.05	_	0.15	
Molded Package Thickness	A2	0.80	1.00	1.05	
Overall Length	D	4.90	5.00	5.10	
Overall Width	E	E 6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Terminal Width	b	0.19	_	0.30	
Terminal Thickness	С	0.09	_	0.20	
Terminal Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Lead Bend Radius	R1	0.09	_	_	
Lead Bend Radius	R2	0.09	_	_	
Foot Angle	θ1	0°	_	8°	
Mold Draft Angle	θ2	_	12° REF	_	
Mold Draft Angle	θ3	_	12° REF	_	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087-ST Rev F Sheet 2 of 2

14-Lead Plastic Thin Shrink Small Outline Package [ST] – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.65 BSC		
Contact Pad Spacing	С	5.90		
Contact Pad Width (X14)	Х			0.45
Contact Pad Length (X14)	Υ			1.45
Contact Pad to Contact Pad (X12)	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2087-ST Rev F

APPENDIX A: REVISION HISTORY

Revision F (11/2023)

Replaced terminology "Master" and "Slave" with "Host" and "Client", respectively; Corrected "Figure 1-2: Serial Output Timing".

Revision E (02/2018)

Added detailed description of OUIs.

Revision D (06/2016)

Removed preliminary status; Updated overall content for improved clarity; Added detailed descriptions of registers; Expanded descriptions of peripheral features; Updated block diagram and application schematic; Defined names for all bits and registers, and renamed the bits shown in Table 1 for clarification; Renamed the DC characteristics shown in Table 2 for clarification.

Revision C (06/2012)

Revised data sheet for 3V operation.

Revision B (03/2012)

Added detailed descriptions for Registers.

Revision A (11/2011)

Initial release of this document.

TABLE -1: BIT NAME CHANGES

Old Bit Name	New Bit Name		
CALSGN	TRIMSIGN		
OSCON	OSCRUN		
VBAT	PWRFAIL		
LP	LPYR		
SQWE	SQWEN		
ALM0	ALM0EN		
ALM1	ALM1EN		
RS0	SQWFS0		
RS1	SQWFS1		
RS2	CRSTRIM		
CALIBRATION	TRIMVAL<7:0>		
WDDEL	WDTDLYEN		
WDTPLS	WDTPWS		
WD<3:0>	WDTPS<3:0>		
EVEN0	EVLEN		
EVEN1	EVHEN		
EVWDT	EVWDTEN		
EVLDB	EVLPS		
EVHS<1:0>	EVHCS<1:0>		
ALM0C<2:0>	ALM0MSK<2:0>		
ALM1C<2:0>	ALM1MSK<2:0>		

TABLE -2: DC CHARACTERISTIC NAME CHANGES

Old Name	Old Symbol	New Name	New Symbol
Operating Current	Icc Read	EEPROM Operating Current	ICCEERD
	IDD Write		ICCEEWR
VBAT Current	IBAT	Timekeeping Backup Current	IBATT
Standby Current	Iccs	Vcc Data Retention Current (oscillator off)	ICCDAT

MCP795W1X/MCP795W2X

THE MICROCHIP WEBSITE

Microchip provides online support via our website at https://www.microchip.com. This website is used to make files and information easily available to customers. Some of the available content includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, the latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups and a Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, the latest Microchip press releases, a listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

PRODUCT CHANGE NOTIFICATION SERVICE

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notifications whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to https://www.microchip.com/pcn and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Embedded Solutions Engineer (ESE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: https://www.microchip.com/support

MCP795W1X/MCP795W2X

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. Not every possible ordering combination is listed below.

PART NO.	X	X	[<u>X]</u> ⁽¹⁾ –	X	<u>/XX</u>
 Device	EEPROM Density	Protected EEPROM	Tape & Reel Option	Temp. Range	Package
Device: MCP795W 1.8V - 3.6V SPI Serial RTCC with Watchdog Timer and Event Detection					
EEPROM Density:	1 2	= 1 Kbit El			
Protected EEPROM:	0 1 2		rammed EUI-4i rammed EUI-6i		
Tape & Reel Option:	Blank T	= Tube = Tape & R	eel		
Temperature Range:	• I	= -40°C to	+85°C (Indust	rial)	
Package:	SL ST	= 14-Lead I = 14-Lead (4.4 mm)	Plastic Small O Plastic Thin Sh body)	utline (3.90 rink Small (mm body) Dutline

Examples:

- a) MCP795W20-I/SL: 2 Kbit EEPROM, Industrial Temperature, SOIC Package.
- b) MCP795W10-I/ST: 1 Kbit EEPROM, Industrial Temperature, TSSOP Package.
- c) MCP795W21-I/SL: 2 Kbit EEPROM, Preprogrammed EUI-48™ address, Industrial Temperature, SOIC Package.
- d) MCP795W22-I/ST: 2 Kbit EEPROM, Preprogrammed EUI-64™ address, Industrial Temperature, TSSOP Package.

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPlC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-3368-6

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300 China - Xian

Tel: 86-29-8833-7252 China - Xiamen

Tel: 86-592-2388138 **China - Zhuhai** Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286 **Netherlands - Drunen** Tel: 31-416-690399

Fax: 31-416-690340 **Norway - Trondheim** Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820