PRODUCT SPECIFICATION

TFT LCD MODULE

MODEL: KWH032ST05-F02 Version: 1.0

【 ◆ 】 Preliminary Specification

[] Finally Specification

CUSTOMER'S APPROVAL	
SIGNATURE:	DATA

Designed by	R&D Checked by	Quality Department by	Approved by
DENG			

Prepared By:

FORMIKE ELECTRONIC CO.,LTD

Address :Room 14H, HanKing Building, 23# DengLiang Road, NanShan District, ShenZhen, 518054, China. TEL:(86) 755 88306921,88306931 FAX:(86) 755 88304615
Http://www.wandisplay.com

• This specification is subject to change without notice. Please contact FORMIKE or it's representative before designing your product based on this specification.

1/23 Issued Date:18-06-2012



Revision record

VEV NO.		CONTENTS	Note
Α	2012-06-18	NEW ISSUE	
			4
			\
			7
*			
	A P		
W.	JF		
7			
*			



Table Of Contents

List	Description	Page No.
0	Cover	1
0	Revision Record	2
0	Table Of Contents	3
1	General Description	4
2	External Dimensions	5
3	Interface Description	6
4	Absolute Maximum Ratings	8
5	Electrical Characteristics	9
6	Timing Characteristics	10
7	Backlight Characteristics	16
8	Optical Characteristics	17
9	Reliability Test Conditions And Methods	20
10	Inspection Standard	21
11	Handling Precautions	22
12	Precaution For Use	23

1. General Description

1.1 Description

KWH032ST05-F02 is a Transmissive type color active matrix liquid crystal display (LCD), which uses amorphous thin film transistor (TFT) as switching devices. This product is composed of a TFT LCD panel, driver IC, FPC, TP, and backlight unit .

The following table described the features of FORMIKE KWH032ST05-F02.

1.2 Application


Mobile phone, Multimedia products and other electronic Products Etc.

1.3 Features:

Application				
phone, Multimedia products				
ther electronic Products				
Features: Features	Description	UNITS		
LCD type	3:2117			
Dot arrangement	240 (RGB) ×320	dots		
Driver IC	ILI9341			
Color Depth	65K/262K			
Interface	RGB, Serial and MCU Interface			
View Direction	12O'clock			
Module size	55.94(W) ×77.60 (H)×3.6(T)	mm		
Active area	48.60(W) ×64.80 (H)	mm		
Dot pitch	0.2025 (W) ×0.2025 (H)	mm		
Back Light 1	5 White LED In parallel			
With/Without TSP	With TSP			
Weight(g)	TBD			



2. External Dimensions



3. Interface Description

	1	T			
PIN NO.	PIN NAME	DESCRIPTION			
1	IM0				
2	IM3	The selection of the given interfaces are done by external IM[3:0]			
3	IM2	Pins and shown as below Note 1.			
4	IM1				
5	RESET	This signal will reset the device and must be applied to properly nitialize the chip. Signal is active low.			
6	VSYNC	Frame synchronizing signal for RGB interface operation. Fix to IOVCC or GND level when not in use.			
7	HSYNC	Line synchronizing signal for RGB interface operation. Fix to IOVCC or GND level when not in use.			
8	DOTCLK	Dot clock signal for RGB interface operation. Fix to IOVCC or GND level when not in use.			
9	ENABLE	Data enable signal for RGB interface operation. Fix to IOVCC or GND level when not in use.			
10-27	DB17-DB0	18-Bit parallel data bus for MCU system and RGB interface mode. Fix to GND level when not in use			
28	SDO	Serial output signal. The data is outputted on the falling edge of the SCL signal. If not used, open this pin.			
29	SDI	The data is applied on the rising edge of the SCL signal. Fix to IOVCC or GND level when not in use.			
30	RD	8080-I/8080-II system(RD):Serves as a read signal and MCU read data at the rising edge. Fix to IOVCC level when not in use.			
31	WR	8080-I/8080-II system(WR):Serves as a write signal and writes data at the rising edge. 4-Line system(RS):Serves as command or parameter select. Fix to IOVCC level when not in use.			
32	RS	This pin is used to select "data or command" in the parallel interface or 4-wire 8-bit serial data interface. When RS="1", data is selected. When RS="0", command is selected. This pin is used serial interface clock in 3-wire 9-bit/4-wire 8-bit			
	2,	serial data interface. Fix to IOVCC or GND level when not in use.			
33	CS	Chip select input pin(" low" enable).			
34	VCC	Power supply Voltage for I/O Interface (+1.65V~+2.8V).			
35	IOVCC	System Power supply Voltage (+2.5V~+3.3V).			
36	GND	System ground.			
37	A5	Power supply for LED backlight Anode input.			
38	A4	Power supply for LED backlight Anode input.			
39	A3	Power supply for LED backlight Anode input.			
40	A2	Power supply for LED backlight Anode input.			



41	A1	Power supply for LED backlight Anode input.	
42	K	Power supply for LED backlight Cathode input.	
43	XR	Touch Panel Right Side Wire.	
44	XL	Touch Panel Left Side Wire.	
45	YU	Touch Panel Up Side Wire.	
46	YD	Touch Panel Down Side Wire.	

Note 1:

ILI9341 provides four kinds of MCU system interface with 8080- I /8080- II series parallel interface and 3-/4-line serial interface. The selection of the given interfaces are done by external IM [3:0] pins and shown as below:

IM3	IM2	IM1	IMO	MCU-Interface Mode		Pins in use	
IIVIS	IIVIZ	IIVI I	IIVIO	MCO-Interface Mode	Register/Content	GRAM	
0	0	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX	
0	0	0	1	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0],WRX,RDX,CSX,D/CX	
0	0	1	0	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0],WRX,RDX,CSX,D/CX	
0	0	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0],WRX,RDX,CSX,D/CX	
0	1	0	1	3-wire 9-bit data serial interface I	SCL,SDA,CSX		
0	1	1	0	4-wire 8-bit data serial interface I	SCL,SDA,D/CX,CSX		
1	0	0	0	8080 MCU 16-bit bus interface $ \rm I \hspace{1em} I$	D[8:1] D[17:10],D[8:1],WRX,RDX,CSX		
1	0	0	1	8080 MCU 8-bit bus interface Ⅱ	D[17:10] D[17:10],WRX,RDX,CSX,D/C		
1	0	1	0	8080 MCU 18-bit bus interface Ⅱ	D[8:1]	D[17:0],WRX,RDX,CSX,D/CX	
1	0	1	1	8080 MCU 9-bit bus interface Ⅱ	D[17:10] D[17:9],WRX,RDX,CSX,D/CX		
1	1	0	1	3-wire 9-bit data serial interface Ⅱ	SCL,SDI,SDO, CSX		
1	1	1	0	4-wire 8-bit data serial interface Ⅱ	SCL,SDI,D/CX,SDO, CSX		




4. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9341 is used out of the absolute maximum ratings, ILI9341 may be permanently damaged. To use ILI9341 within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, ILI9341 will malfunction and cause poor reliability.

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3 ~ +4.6
Supply voltage (Logic)	VDDI	V	-0.3 ~ +4.6
Supply voltage (Digital)	VCORE	V	-0.3 ~ +2.0
Driver supply voltage	VGH-VGL	V	-0.3 ~ +32.0
Logic input voltage range	VIN	V	-0.3 ~ VDDI + 0.3
Logic output voltage range	VO	V	-0.3 ~ VDDI + 0.3
Operating temperature	Topr	°C	-40 ~ +85
Storage temperature	Tstg	°C	-55 ~ +110

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.



5. Electrical Characteristics

ltem	Symbol	Unit	Condition	Min.	Тур.	Max.	Note
Power and Operation V	oltage						
Analog Operating Voltage	VCI	٧	Operating voltage	2.5	2.8	3.3	Note2
Logic Operating Voltage	VDDI	٧	I/O supply voltage	1.65	2.8	3.3	Note2
Digital Operating voltage	VCORE	٧	Digital supply voltage	-	1.5	-	Note2
Gate Driver High Voltage	VGH	٧	-	10.0	-	16.0	Note3
Gate Driver Low Voltage	VGL	٧	-	-10.0	-	-5.0	Note3
Driver Supply Voltage	-	٧	VGH-VGL	15	-	28	Note3
Current consumption during standby mode	I _{ST}	μА	VCI=2.8V , Ta=25 ℃	-	-	100	-
Input and Output							
Logic High Level Input Voltage	VIH	٧	-	0.7*VDDI	-	VDDI	Note1,2,3
Logic Low Level Input Voltage	VIL	٧	•	VSS	-	0.3*VDDI	Note1,2,3
Logic High Level Output Voltage	VOH	٧	IOL=-1.0mA	0.8*VDDI	,	VDDI	Note1,2,3
Logic Low Level Output Voltage	VOL	٧	IOL=1.0mA	VSS	-	0.2*VDDI	Note1,2,3
Logic High Level Input Current	IIH	uA	1	-	,	1	Note1,2,3
Logic Low Level input Current	IIL	uA	-	-1	,	-	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=VDDI or VSS	-0.1	•	+0.1	Note1,2,3
VCOM Operation							
VCOM High Voltage	VCOMH	V	Ccom=12nF	2.5	-	5.0	Note3
VCOM Low Voltage	VCOML	V	Ccom=12nF	-2.5	-	0.0	Note3
VCOM Amplitude Voltage	VCOMA	٧	[VCOMH-VCOML]	4.0	-	5.5	Note3
Source Driver							
Source Output Range	Vsout	V	-	0.1	-	DDVDH-0.1	Note4
Gamma Reference Voltage	GVDD	٧	-	3.0	-	5.0	Note3
Output Deviation Voltage (Source	Vdev	mV	Sout>=4.2V Sout<=0.8V	-	-	20	Note4
Output channel)			4.2V>Sout>0.8V	-	-	15	-
Output Offset Voltage	VOFSET	mV	-	-	-	35	Note7
Booster Operation							
1 st Booster (VClx2) Voltage	DDVDH	٧	-	4.95 (Note 5)	-	5.8 (Note 6)	Note3
1 st Booster (VClx2 Drop Voltage	VCIx2 drop	%	loading=1mA	-	-	5	Note3
Liner Range	Vliner	V	-	0.2	-	DDVDH-0.2	

Note 1: VDDI=1.65 to 3.3V, VCI=2.5 to 3.3V, AGND=VSS=0V, Ta=-30 to 70 (to +85 no damage) $\ensuremath{\mathbb{C}}$.

Note2: Please supply digital VDDI voltage equal or less than analog VCI voltage.

Note3: CSX, RDX, WRX, D[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2, IM1, IM0, and Test pins.


Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.

Note5: VCI=2.6V Note6: VCI=3.3V

Note7: The Max. Value is between with Note 4 measure point and Gamma setting value

6. Timing Characteristics.

6.1 Reset Timing Characteristics.



Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		uS
	tRT	Reset cancel		5 (note 1,5)	mS
	IN I	neset cancer		120 (note 1,6,7)	mS


Note 1: The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NV memory to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

Note 2: Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below: -

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

Note 3: During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out -mode. The display remains the blank state in Sleep In -mode.) And then return to Default condition for Hardware Reset.


Note 4: Spike Rejection also applies during a valid reset pulse as shown below:



- Note 5: When Reset applied during Sleep In Mode.
- Note 6: When Reset applied during Sleep Out Mode.
- Note 7: It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.


6.2. i80-System Interface Timing Characteristics.

Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)





Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	0	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trosfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D147.03	tdst	Write data setup time	10	-	ns	
D[17:0],	tdht	Write data hold time	10	-	ns	
D[15:0],	trat	Read access time	-	40	ns	For maximum CL=30pF
D[8:0],	tratfm	Read access time	-	340	ns	For minimum CL=8pF
D[7:0]	trod	Read output disable time	20	80	ns]

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V




Display Parallel 18/16/9/8-bit Interface Timing Characteristics(8080- II system)






Note: Ta = -30 to $70 \,^{\circ}\text{C}$, $VDDI = 1.65 \,^{\circ}\text{V}$ to $3.3 \,^{\circ}\text{V}$, $VCI = 2.5 \,^{\circ}\text{V}$ to $3.3 \,^{\circ}\text{V}$, $VSS = 0 \,^{\circ}\text{V}$.






6.3. SPI Interface Timing Characteristics.

Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
	tscycw	Serial Clock Cycle (Write)	100	-	ns	
	tshw	SCL "H" Pulse Width (Write)	40	-	ns	
SCL	tslw	SCL "L" Pulse Width (Write)	40	-	ns	
SCL	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA / SDI	tsds	Data setup time (Write)	30	-	ns	
(Input)	tsdh	Data hold time (Write)	30	-	ns	
SDA / SDO	tacc	Access time (Read)	10	-	ns	
(Output)	toh	Output disable time (Read)	10	50	ns	
	tscc	SCL-CSX	20	-	ns	
csx	tchw	CSX "H" Pulse Width	40	-	ns	
CSX	tcss	CSX-SCL Time	60	-	ns	
	tcsh	CSA-SOL TIME	65	-	ns	

Note: Ta = 25 ℃, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V






Display Serial Interface Timing Characteristics (4-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
csx	tcss	Chip select time (Write)	40	-	ns	
CSA	tcsh	Chip select hold time (Read)	40	-	ns	
	twc	Serial clock cycle (Write)	100	-	ns	
	twrh	SCL "H" pulse width (Write)	40	-	ns	
SCL	twrl	SCL "L" pulse width (Write)	40	-	ns	
SCL	trc	Serial clock cycle (Read)	150	-	ns	
	trdh	SCL "H" pulse width (Read)	60	-	ns	
	trdl	SCL "L" pulse width (Read)	60	-	ns	
D/CX	tas	D/CX setup time	10	-		
D/GX	tah	D/CX hold time (Write / Read)	10	-		
SDA / SDI	tds	Data setup time (Write)	30	-	ns	
(Input)	tdh	Data hold time (Write)	30	-	ns	
SDA / SDO	tacc	Access time (Read)	10	-	ns	For maximum CL=30pF
(Output)	tod	Output disable time (Read)	10	50	ns	For minimum CL=8pF

Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V




6.4. RGB Interface Timing Characteristics.




Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC /	t _{syncs}	VSYNC/HSYNC setup time	15	-	ns	
HSYNC	tsynch	VSYNC/HSYNC hold time	15	-	ns	
DE	t _{ENS}	DE setup time	15	-	ns	
DE	t _{ENH}	DE hold time	15	-	ns	
D(4.7:01	t _{POS}	Data setup time	15	-	ns	18/16-bit bus RGB
D[17:0]	t _{PDH}	Data hold time	15	-	ns	interface mode
	PWDH	DOTCLK high-level period	15	-	ns	
DOTCLK	PWDL	DOTCLK low-level period	15	-	ns	
DOTOLK	toyon	DOTCLK cycle time	100	-	ns	
	trger, trger	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	
VSYNC /	tsyncs	VSYNC/HSYNC setup time	15	-	ns	
HSYNC	tsynch	VSYNC/HSYNC hold time	15	-	ns	
DE	t _{ens}	DE setup time	15	-	ns	
DE	t _{ENH}	DE hold time	15	-	ns	
D[17:0]	t _{POS}	Data setup time	15	-	ns	6-bit bus RGB
D[17.0]	t _{PDH}	Data hold time	15	-	ns	interface mode
	PWDH	DOTCLK high-level pulse period	15	-	ns	
DOTCLK	PWDL	DOTCLK low-level pulse period	15	-	ns	
DOTOLK	t _{CYCD}	DOTCLK cycle time	100	-	ns	
	t _{rgtor} , t _{rgtor}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	

Note: Ta = -30 to 70 $^{\circ}$ C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V



7. Backlight Characteristics.



					- A		
Item	Symbol	MIN	TYP	MAX	UNIT	Test Condition	Note
Supply Voltage	Vf	3.0	3.2	3.4	V	If=75 mA	-
Supply Current	If	-	75		™ mA	-	-
Reverse Voltage	Vr	-	-	5	٧	10uA	
Power dissipation	Pd	-	240		mW	-	
Luminous Intensity for L CM		_330	330	_360	Cd/m ²	lf=75 mA	
Uniformity for LCM	-	80	- >	-	%	lf=75 mA	
Life Time	-	50000	<u>)</u>	-	Hr	lf=75 mA	-
Backlight Color		1		Wh	ite		

8.Optical Characteristics

_	-	I				I			
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Transmittance (without Polarizer)		T(%)	_	_	18.0	_	_		
Contrast Ratio)	CR	⊖=0	400	500	_	_	(1)(2)	
	Rising	T _R	Normal	_	4	8			
Response time	Falling	T _F	viewing angle — —	_	12	24	msec	(1)(3)	
Color gamut		S(%)			60		%		
	White	W _x		0.283	0.303	0.323			
		Wy		0.305	0.325	0.345			
	Red	Rx		0.606	0.626	0.646			
Color		Ry		0.314	0.334	0.354		(1)(4)	
chromaticity	Green	Gx		0.257	0.277	0.297		CF glass	
(CIE1931)		Gy		0.529	0.549	0.569		(C-light)	
		Вх		0.122	0.142	0.162			
	Blue	Ву		0.102	0.122	0.142			
	Han	θL		35	45	_			
	Hor.	Θ_{R}	OD: 10	35	45	_			
Viewing angle	Ver.	θυ	CR>10	35	50				
		θр		10	20	_			
Optima View Direction			12 O'clock						

4.2 Measuring Condition


■ Measuring surrounding : dark room
 ■ Ambient temperature : 25±2°C

■ 15min. warm-up time.

4.3 Measuring Equipment

■ FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.


Note (1) Definition of Viewing Angle:




Note (2) Definition of Contrast Ratio(CR): measured at the center point of panel



Note (3) Definition of Response Time : Sum of $T_{\mbox{\scriptsize R}}$ and $T_{\mbox{\scriptsize F}}$



Note (4) Definition of optical measurement setup





9. Reliability Test Conditions And Methods

NO.	TEST ITEMS	TEST CONDITION	INSPECTION AFTER TEST
1)	High Temperature Storage	80°C±2°C×200Hours	
2	Low Temperature Storage	-30°C±2°C×200Hours	
3	High Temperature Operating	70°C±2°C×120Hours	
4	Low Temperature Operating	-20℃±2℃/120Hours	Inspection after 2~4hours storage at room temperature, the samples
(5)	Temperature Cycle(Storage)	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	should be free from defects: 1, Air bublle in the LCD. 2, Sealleak. 3, Non-display. 4, Missing segments. 5, Glass crack.
6	Damp Proof Test	$50^{\circ}\text{C} \pm 5^{\circ}\text{C} \times 90^{\circ}\text{RH} \times 120\text{Hours}$	6, Current IDD is twice higher than
7	Vibration Test	Frequency:10Hz~55Hz~10Hz Amplitude:1.5M X,Y,Z direction for total 3hours (Packing Condition)	initial value. 7, The surface shall be free from damage. 8 The electric Characteristics requirements shall be satisfied.
8	Drooping Test	Drop to the ground from 1M height one time every side of carton. (Packing Condition)	requirements bharr be battsfrom.
9	ESD Test	Voltage: \pm 8KV, R:330 Ω , C:150PF, Air Mode, 10times	

REMARK:


- 1, The Test samples should be applied to only one test item.
- 2, Sample side for each test item is 5~10pcs.
- 3, For Damp Proof Test, Pure water (Resistance>10M Ω) should be used.
- 4, In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judge as a good part.
- 5, EL evaluation should be excepted from reliability test with humidity and temperature: Some defects such as black spot/blemish can happen by natural chemical reaction with humidity and Fluorescence EL has.
- 6, Failure Judgment Criterion: Basic Specification Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.

10.Inspection Standard

This standard apply to TFT module specification.

1. Inspection condition:

Under daylight lamp 20 $\sim\!40\text{W}_{\odot}$ product distance inspector'eye 30cm,incline degree 30 $^{\circ}$ $_{\circ}$



2. Inspection standard

NO.	Item		In	spection s	standard	Rate		
		Main TFT I - NG if thei - Damaged counted as	Dot (whit ot (black LCD) re's full [d less that defect darker t	spot): "0" spot): "0" Tot defect an the size	" (In case of Dark Dot on			
2.1	Dot	area size (mm		Acc	ceptable number			
		Φ≤0	.10		ignore			
		0.10<⊕	≤0.15		3	minor		
		0.15 <Ф	≤0.20		2			
		0.25< Ф ≤ 0.25			1			
		0.25<Ф 0						
		-						
		Siz	ze (mm	Acceptable number				
		ignore	W≤	€0.03	ignore			
2.2	line	line L≤4.0 0.03 <w≤ 0.04<w≤<="" l≤4.0="" td=""><td>W≤0.04</td><td>2</td><td></td></w≤>		W≤0.04	2			
				W≤0.05 1				
	0.05 <w dot="" non-conformance<="" td="" treat="" with=""><td></td></w>							



11. Handling Precautions

11.1 Mounting method

The LCD panel of FORMIKE ELECTRONIC CO,.LTD. module consists of two thin glass plates with polarizes which easily be damaged. And since the module in so constructed as to be fixed by utilizing fitting holes in the printed circuit board.

Extreme care should be needed when handling the LCD modules.

11.2 Caution of LCD handling and cleaning

When cleaning the display surface, Use soft cloth with solvent [recommended below] and wipe lightly

- İsopropyl alcohol
- Ethyl alcohol

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface. Do not use the following solvent:

- Water
- Aromatics

Do not wipe ITO pad area with the dry or hard materials that will damage the ITO patterns Do not use the following solvent on the pad or prevent it from being contaminated:

- Soldering flux
- Chlorine (Cl) , Salfur (S)

If goods were sent without being sili8con coated on the pad, ITO patterns could be damaged due to the corrosion as time goes on.

If ITO corrosion happen by miss-handling or using some materials such as Chlorine (CI), Salfur (S) from customer, Responsibility is on customer.

11.3 Caution against static charge

The LCD module use C-MOS LSI drivers, so we recommended that you:

Connect any unused input terminal to Vdd or Vss, do not input any signals before power is turned on, and ground your body, work/assembly areas, assembly equipment to protect against static electricity.

11.4 packing

- Module employ LCD elements and must be treated as such.
- Avoid intense shock and falls from a height.
- To prevent modules from degradation, do not operate or store them exposed direct to sunshine or high temperature/humidity

11.5 Caution for operation

- It is an indispensable condition to drive LCD's within the specified voltage limit since the higher voltage then the limit cause the shorter LCD life.
- An electrochemical reaction due to direct current causes LCD's undesirable deterioration, so that the use of direct current drive should be avoided.
- Response time will be extremely delayed at lower temperature then the operating temperature range and on the other hand at higher temperature LCD's how dark color in them. However those phenomena do not mean malfunction or out of order with LCD's, which will come back in the specified operation temperature.
- If the display area is pushed hard during operation, some font will be abnormally displayed but it resumes normal condition after turning off once.
- A slight dew depositing on terminals is a cause for electro-chemical reaction resulting in terminal open circuit.
 Usage under the maximum operating temperature, 50%Rh or less is required.

11.6 storage

In the case of storing for a long period of time for instance, for years for the purpose or replacement use, the following ways are recommended.

- Storage in a polyethylene bag with the opening sealed so as not to enter fresh air outside in it. And with no desiccant.
- Placing in a dark place where neither exposure to direct sunlight nor light's keeping the storage temperature range.
- Storing with no touch on polarizer surface by the anything else.
 It is recommended to store them as they have been contained in the inner container at the time of delivery from us

11.7 Safety

- It is recommendable to crash damaged or unnecessary LCD's into pieces and wash off liquid crystal by either of solvents such as acetone and ethanol, which should be burned up later.
- When any liquid leaked out of a damaged glass cell comes in contact with your hands, please wash it off well with soap and water

12. Precaution For Use

12.1

A limit sample should be provided by the both parties on an occasion when the both parties agreed its necessity. Judgment by a limit sample shall take effect after the limit sample has been established and confirmed by the both parties.

12.2

On the following occasions, the handing of problem should be decided through discussion and agreement between responsible of the both parties.

- When a question is arisen in this specification
- When a new problem is arisen which is not specified in this specifications
- When an inspection specifications change or operating condition change in customer is reported to FORMIKE ELECTRONIC CO, LTD, and some problem is arisen in this specification due to the change
- When a new problem is arisen at the customer's operating set for sample evaluation in the customer site.

