



N-channel Enhancement-mode Power MOSFET


Simple Drive Requirement

Industry Standard Compatible "5x6"

Package with Heatsink

Very Low On-resistance

RoHS-compliant, halogen-free




BV_{DSS}	30V
$R_{DS(ON)}$	0.99mΩ
I_D	260A

Description

Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The PMPAK®5x6 package is specially designed for DC-DC converter applications, with a foot print that is compatible with other popular "5x6" packages and offers a backside heat sink and low package profile.



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	± 20	V
I_D at $T_C=25^\circ C$	Continuous Drain Current (Chip) ⁴	260	A
I_D at $T_A=25^\circ C$	Continuous Drain Current ³	57	A
I_D at $T_A=70^\circ C$	Continuous Drain Current ³	46	A
I_{DM}	Pulsed Drain Current ¹	300	A
P_D at $T_C=25^\circ C$	Total Power Dissipation	104	W
P_D at $T_A=25^\circ C$	Total Power Dissipation	5	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Value	Units
R_{thj-c}	Maximum Thermal Resistance, Junction-case	1.2	°C/W
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	25	°C/W

Ordering Information

AP1A003GMT-HF-3TR : in RoHS-compliant halogen-free PMPAK®5x6, shipped on tape and reel (3000pcs/reel)



Electrical Specifications at $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_{\text{D}}=250\mu\text{A}$	30	-	-	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}$, $I_{\text{D}}=25\text{A}$	-	-	0.99	$\text{m}\Omega$
		$V_{\text{GS}}=5\text{V}$, $I_{\text{D}}=25\text{A}$	-	-	2	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$, $I_{\text{D}}=250\mu\text{A}$	1	-	3	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=10\text{V}$, $I_{\text{D}}=25\text{A}$	-	75	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=24\text{V}$, $V_{\text{GS}}=0\text{V}$	-	-	10	μA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge	$I_{\text{D}}=25\text{A}$	-	70	112	nC
Q_{gs}	Gate-Source Charge		-	30	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge		-	30	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DS}}=15\text{V}$	-	25	-	ns
t_r	Rise Time		-	15	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time	$R_G=3.3\Omega$	-	100	-	ns
t_f	Fall Time		-	60	-	ns
C_{iss}	Input Capacitance		-	9800	15680	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=15\text{V}$	-	1070	-	pF
C_{rss}	Reverse Transfer Capacitance		-	710	-	pF
R_g	Gate Resistance	f=1.0MHz	-	1.1	2.2	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_{\text{S}}=20\text{A}$, $V_{\text{GS}}=0\text{V}$	-	-	1.2	V
t_{rr}	Reverse Recovery Time	$I_{\text{S}}=10\text{A}$, $V_{\text{GS}}=0\text{V}$, $dI/dt=100\text{A}/\mu\text{s}$	-	40	-	ns
Q_{rr}	Reverse Recovery Charge		-	35	-	nC

Notes:

1. Pulse width limited by maximum junction temperature
2. Pulse test
3. Surface mounted on 1 in² copper pad of FR4 board, t \leq 10sec, 60°C/W at steady state.
4. Package limitation current is 60A.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.



Typical Electrical Characteristics




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance vs. Gate Voltage




Fig 4. Normalized On-Resistance vs. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage vs. Junction Temperature



Typical Electrical Characteristics (cont.)




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Maximum Continuous Drain Current v.s. Case Temperature





Fig 12. Gate Charge Waveform



Package Dimensions: PMPAK®5x6



BACKSIDE VIEW

SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	0.90	1.00	1.10
b	0.33	0.41	0.51
C	0.20	-	-
D1	4.80	4.90	5.10
D2	-	-	4.20
E	5.90	6.00	6.10
E1 (Reference)	5.70	5.75	5.80
E2 (Reference)	3.38	3.58	3.78
e	1.27 BSC		
H	-	-	0.62
K (Reference)	0.70	-	-
L	0.51	0.61	0.71
L1	-	-	0.20
α(Reference)	0°	-	12°

1. All dimensions are in millimeters.
2. Dimensions do not include mold protrusions.

Marking Information:

