




Asymmetric Dual N-channel Enhancement-mode Power MOSFETs

Simple Drive Requirement

Optimised Power Stage for Synchronous

Buck Converter Applications

RoHS-compliant, halogen-free





CH-1	BV_{DSS}	30V
	$R_{DS(ON)}$	18mΩ
	I_D	21A
CH-2	BV_{DSS}	30V
	$R_{DS(ON)}$	10.5mΩ
	I_D	39A

Description

Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The AP6950GYT-HF-3 includes both hi-side ("control") FET and lo-side ("sync") FET for the power output stage of a synchronous buck converter. It is supplied in the PMPak®3x3 package, which offers a backside heat sink and a low package profile.



PMPAK®3 x 3

Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		CH-1	CH-2	
V_{DS}	Drain-Source Voltage	30	30	V
V_{GS}	Gate-Source Voltage	± 20	± 12	V
I_D at $T_C=25^\circ\text{C}$	Continuous Drain Current (Chip Limited)	21	39	A
I_D at $T_A=25^\circ\text{C}$	Continuous Drain Current ³	8.3	11.8	A
I_D at $T_A=70^\circ\text{C}$	Continuous Drain Current ³	6.6	9.5	A
I_{DM}	Pulsed Drain Current ¹	40	40	A
P_D at $T_A=25^\circ\text{C}$	Total Power Dissipation	1.9	2.2	W
T_{STG}	Storage Temperature Range	-55 to 150		°C
T_J	Operating Junction Temperature Range	-55 to 150		°C

Thermal Data

Symbol	Parameter	Rating		Units
		CH-1	CH-2	
R_{thj-c}	Maximum Thermal Resistance, Junction-case	10	5	°C/W
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	65	55	°C/W
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ⁴	180	145	°C/W

Ordering Information

AP6950GYT-HF-3TR : in RoHS-compliant halogen-free PMPak®3x3, shipped on tape and reel (3000 pcs/reel)



CH-1 N-channel Electrical Specifications at $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	30	-	-	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=8\text{A}$	-	14	18	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=5\text{A}$	-	23.2	30	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1	1.4	3	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=8\text{A}$	-	14	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=24\text{V}, V_{\text{GS}}=0\text{V}$	-	-	10	uA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge	$I_{\text{D}}=8\text{A}$	-	4.2	6.7	nC
Q_{gs}	Gate-Source Charge		-	1.8	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge		-	1.9	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DS}}=15\text{V}$	-	6.5	-	ns
t_r	Rise Time		-	6	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time	$R_G=3.3\Omega$	-	15	-	ns
t_f	Fall Time		-	3	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	450	720	pF
C_{oss}	Output Capacitance		-	70	-	pF
C_{rss}	Reverse Transfer Capacitance		-	50	-	pF
R_g	Gate Resistance	$f=1.0\text{MHz}$	-	1.2	2.4	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_{\text{S}}=8\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V
t_{rr}	Reverse Recovery Time	$I_{\text{S}}=8\text{A}, V_{\text{GS}}=0\text{V},$	-	13	-	ns
Q_{rr}	Reverse Recovery Charge	$dI/dt=100\text{A}/\mu\text{s}$	-	6	-	nC

Notes:

1. Pulse width limited by maximum junction temperature.
2. Pulse test
3. Surface mounted on 1 in² copper pad of FR4 board, t₄₀sec.
4. Surface mounted on 1 in² copper pad of FR4 board, on steady-state

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.



CH-2 N-channel Electrical Specifications at $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	30	-	-	V
$\text{R}_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=11\text{A}$	-	8	10.5	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_D=7\text{A}$	-	13.3	16.5	$\text{m}\Omega$
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	1	1.4	3	V
g_{fs}	Forward Transconductance	$\text{V}_{\text{DS}}=10\text{V}, \text{I}_D=11\text{A}$	-	20	-	S
I_{DSS}	Drain-Source Leakage Current	$\text{V}_{\text{DS}}=24\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	10	μA
I_{GSS}	Gate-Source Leakage	$\text{V}_{\text{GS}}=\pm 12\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Q_{g}	Total Gate Charge	$\text{I}_D=11\text{A}$	-	7.5	12	nC
Q_{gs}	Gate-Source Charge	$\text{V}_{\text{DS}}=15\text{V}$	-	3	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$\text{V}_{\text{GS}}=4.5\text{V}$	-	3	-	nC
$\text{t}_{\text{d(on)}}$	Turn-on Delay Time	$\text{V}_{\text{DS}}=15\text{V}$	-	9	-	ns
t_r	Rise Time	$\text{I}_D=1\text{A}$	-	5	-	ns
$\text{t}_{\text{d(off)}}$	Turn-off Delay Time	$\text{R}_G=3.3\Omega$	-	20	-	ns
t_f	Fall Time	$\text{V}_{\text{GS}}=10\text{V}$	-	4	-	ns
C_{iss}	Input Capacitance	$\text{V}_{\text{GS}}=0\text{V}$	-	970	1550	pF
C_{oss}	Output Capacitance	$\text{V}_{\text{DS}}=15\text{V}$	-	120	-	pF
C_{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	80	-	pF
R_{g}	Gate Resistance	f=1.0MHz	-	1.2	2.4	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$\text{I}_S=11\text{A}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1.2	V
t_{rr}	Reverse Recovery Time	$\text{I}_S=11\text{A}, \text{V}_{\text{GS}}=0\text{V},$ $d\text{I}/dt=100\text{A}/\mu\text{s}$	-	16	-	ns
Q_{rr}	Reverse Recovery Charge	$d\text{I}/dt=100\text{A}/\mu\text{s}$	-	10	-	nC

Notes:

1. Pulse width limited by maximum junction temperature.
2. Pulse test
3. Surface mounted on 1 in² copper pad of FR4 board, t \leq 10sec.
4. Surface mounted on 1 in² copper pad of FR4 board, on steady-state

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.



Typical CH-1 Electrical Characteristics




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance vs. Gate Voltage




Fig 4. Normalized On-Resistance vs. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage vs. Junction Temperature



Typical CH-1 Electrical Characteristics (cont.)




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform



Typical CH-2 Electrical Characteristics




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance vs. Gate Voltage




Fig 4. Normalized On-Resistance vs. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage vs. Junction Temperature



Typical CH-2 Electrical Characteristics (cont.)




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics





Fig 12. Gate Charge Waveform




Package Dimensions: PMPAK®3x3 (Dual Pad)




BOTTOM

SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	0.800	0.850	0.900
A1	0.000	0.025	0.050
C	0.195	0.203	0.211
D	2.900	3.000	3.100
D1	2.350	2.400	2.450
D2	1.950 (ref)		
E	2.900	3.000	3.100
E1	0.940	0.990	1.040
E2	0.270	0.320	0.370
E3	0.470	0.520	0.570
F	0.350	0.400	0.450
G	0.650 (BSC)		
E4	1.860 (ref.)		



1. All dimensions are in millimeters.
2. Dimensions do not include mold protrusions.

Marking Information:



Product: AP6950

Package code:
GYT = RoHS-compliant halogen-free PMPAK®3x3

Date Code (YWWSSS)

Y: Last Digit Of The Year

WW: Work week

SSS: Lot code sequence