

AP1250CMP-HF-3

2A Sink/Source Bus Termination Regulator

Features

- Ideal for DDR-I, DDR-II and DDR-III V_{TT} Applications
- Sink and Source 2A Continuous Current
- Integrated Power MOSFETs
- Generates Termination Voltage for SSTL_2, SSTL_18, HSTL, SCSI-2 and SCSI-3 Interfaces.
- Highly Accurate Output Voltage at Full-Load
- Output Adjustment using Two External Resistors
- Low External Component Count
- Shutdown for Suspend to RAM (STR) Functionality with High-Impedance Output
- Current Limiting Protection
- On-Chip Thermal Protection
- No Power Sequence Issue for V_{IN} and V_{CNTL}
- SO-8 with Exposed Pad
- RoHS-compliant, Halogen-free

Application

- Desktop PCs, Notebooks, and Workstations
- Graphics Card Memory Termination
- Set Top Boxes, Digital TVs, Printers
- Embedded Systems
- Active Termination Buses in DDR-I, DDR-II and DDR-III Memory Systems

Ordering Information

AP1250CMP-HF-3TR

Supplied on tape and reel, 3000pcs per reel

Typical Application Circuit

Description

The AP1250CMP-3 is a simple and cost-effective high-speed linear regulator designed to generate termination voltages in double data rate (DDR) memory systems to comply with JEDEC SSTL_2 and SSTL_18, or other specific interfaces such as HSTL, SCSI-2 and SCSI-3.

The regulator is capable of actively sinking or sourcing up to 2A while regulating an output voltage to within 40mV. The output termination voltage can be tightly regulated to track 1/2VDDQ by using two external voltage divider resistors or the desired output voltage can be programmed by externally forcing the REFEN pin voltage.

The AP1250CMP also incorporates a high-speed differential amplifier to provide ultra-fast response to line/load transients. Other features include extremely low initial offset voltage, excellent load regulation, current limiting in both directions and on-chip thermal shut-down protection.

The AP1250CMP-HF-3 is available in the ESOP-8 exposed-pad surface mount package.

Pin Configuration





 $R_1 = R_2 = 100 k\Omega$, $R_{TT} = 50\Omega/33\Omega/25\Omega$

 $C_{OUT, min} = 10 \mu F$ (ceramic) + 1000 μF under the worst case testing condition

 C_{SS} = 1 $\mu F, \ C_{IN}$ = 470 μF (low ESR) , C_{CNTL} = 47 μF



Absolute Maximum Ratings (Note 1)

Parameter	Symbol	Value	Unit	
Input Voltage	V _{IN}	6	V	
Control Voltage	V _{CNTL}	6	V	
Power Dissipation	P _D	Internally Limited		
Storage Temperature Range	Ts	-65 to 150	°C	
Lead Temperature (Soldering, 5 sec.)	T _{LEAD}	260	°C	
Package Thermal Resistance	Rth _{JC}	28	°C/W	

Recommended Operating Conditions

Parameter	Symbol	Value	Units
Input Voltage	V _{IN}	2.5 to 1.5 ±3%	V
Control Voltage	V _{CNTL}	5.5 or 3.3 ±5%	V
Ambient Temperature	T _A	-40 to +85	°C
Junction Temperature	TJ	-40 to +125	°C

Electrical Specifications

 $V_{\text{IN}}=2.5V/1.8V/1.5V, V_{\text{CNTL}}=3.3V, V_{\text{REFEN}}=1.25V/0.9V/0.75V, C_{\text{OUT}}=10\mu\text{F} \text{ (Ceramic)}), T_{\text{A}}=25^{\circ}\text{C}, \text{ unless otherwise specified}$

Parameter	Parameter Symbol Test Conditions		Min.	Тур.	Max.	Units
Input						•
VCNTL Operation Current		I _{OUT} =0A		1	2.5	mA
Standby Current	I _{STBY}	$VREFEN < 0.2V$ (Shutdown), RLOAD = 180 Ω		50	90	μA
Output (DDR / DDR II / DDR III)					
Output Offset Voltage ^(Note2)	V _{OS}	I _{OUT} = 0A	-20		+20	mV
Load Regulation ^(Note3)	ΔV_{LOAD}	I _{OUT} = +2A	-20		+20	mV
		I _{OUT} = -2A	-20		+20	mV
Protection						
Current limit	I _{LIM}		2.2			Α
Thermal Shutdown Temperature	T _{SD}	$3.3V \le V_{CNTL} \le 5V$	125	170		°C
Thermal Shutdown Hysteresis	$\Delta {\sf T}_{\sf SD}$	$3.3V \le V_{CNTL} \le 5V$		35		°C
REFEN Shutdown						
Shutdown Threshold	VIH	Enable	0.6			V
	VIL	Shutdown			0.2	V

Note 1: Exceeding the absolute maximum rating may damage the device.

Note 2: V $_{\text{OS}}$ offset is the voltage measurement defined as V $_{\text{OUT}}$ subtracted from V $_{\text{REFEN}}$

Note 3: Regulation is measured at constant junction temperature by using a 5ms current pulse. Devices are tested for load

regulation in the load range from 0A to 2A.



Pin Descriptions

Pin Name	Pin function		
V _{IN}	Power Input		
GND	Ground		
V _{CNTL}	Gate Drive Voltage		
REFEN	Reference Voltage input and Chip Enable		
V _{OUT}	Output Voltage		

Block Diagram



THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION. USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED. APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.

Application Information

Input Capacitor and Layout Consideration

The input bypass capacitor should be placed as close as possible to the AP1250CMP. A low ESR capacitor larger than 470uF is recommended for the input capacitor. Use short and wide traces to minimize parasitic resistance and inductance.

Inappropriate layout may result in large parasitic inductance and cause undesired oscillation between the AP1250CMP and the preceding power converter.

Design considerations for the resistances of the voltage divider

Make sure the sinking current capability of the pull-down NMOS if the lower resistance was chosen so that the voltage on V_{REFEN} is below 0.2V. In addition, the capacitor and voltage divider form the lowpass filter. There are two reasons doing this design; one is for output voltage soft-start while another is for noise immunity.



Thermal Consideration

AP1250CMP regulators have internal thermal limiting circuitry designed to protect the device during overload conditions. For continuous operation, do not exceed the maximum operation junction temperature of 125°C. The power dissipated in the device is:

$$PD = (VIN - VOUT) \times IOUT + VIN \times IQ$$

The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, the rate of surrounding airflow and the temperature difference between junction and the ambient. The maximum power dissipation can be calculated by following formula:

 $P_{D(MAX)} = (T_{J(MAX)} - T_A) / Rth_{JA}$

where $T_{J(MAX)}$ is the maximum operating junction temperature 125°C, TA is the ambient temperature and RthJA is the junction-to-ambient thermal resistance. The junction-to-ambient thermal resistance, RthJA, is layout and package dependent, and for this ESOP-8 package is 75°C/W on a standard JEDEC 51-7 (4 layers, 2S2P) thermal test board. The maximum power dissipation at TA = 25°C can be calculated using the following formula:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / 75^{\circ}C/W = 1.33W$

The thermal resistance, RthJA, of the ESOP-8 is determined by the package design and the PCB design. However, the package design is fixed. It is possible where necessary to improve the thermal performance by changing the PCB design. The thermal resistance can be decreased by adding copper under the exposed pad of the ESOP-8 package.



Package Dimensions: ESOP-8







	Millimeters			
SYMBOLS	MIN	NOM	MAX	
Α	5.80	6.00	6.20	
В	4.80	4.90	5.00	
С	3.80	3.90	4.00	
D	0°	4°	8°	
Е	0.40	0.65	0.90	
F	0.19	0.22	0.25	
М	0.00	0.08	0.15	
Н	0.35	0.42	0.49	
L	1.35	1.55	1.75	
J	0.375 REF.			
K	45°			
G	1.27 TYP.			
Р	2.15	2.25	2.35	
Q	2.15	2.25	2.35	

1. All dimensions are in millimeters.

2. Dimensions do not include mold protrusions.

Marking Information

